From patchwork Thu Jan 14 09:24:57 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12018935 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 83CBEC433E0 for ; Thu, 14 Jan 2021 09:27:08 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 4256A23359 for ; Thu, 14 Jan 2021 09:27:08 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 4256A23359 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=BP2ZIS0VlW22wnA5nk/JUzc7uhmwTrUcZnYHh+u4m60=; b=N343QQJf0yvB5Fgybg1oK4X1P8 Fe3v5x1biLt38rG6NWdqipssqhkIMC85ygBIDS92WgIHd8eUXemkBHzNJMHPgeAM9QNIp211YWm4M FhdBLrjI8v04jc2EH3lAEJdgX9O4nu/c1kVyrvDsARVbqlImC2SZx9TKmsRTYvVjdxmmalfJ4d9z4 +dG7AZx4MlC68/iQeIOU5Bx4WcwZqD0kctI57JU0pAr7fWKclmLvxSvqweQovwPkjg6Hf1WHsyj1L gB21ZkljmQe/PIHzTuU6NMeFjiXsxKIenElIfYMvQzvT/7xRI3r+IaCRkfaBBe5LTZflZteoQhukY 0QMQ7p7Q==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzysZ-0003uc-U7; Thu, 14 Jan 2021 09:25:19 +0000 Received: from esa.microchip.iphmx.com ([68.232.154.123]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzysW-0003ty-CP for linux-arm-kernel@lists.infradead.org; Thu, 14 Jan 2021 09:25:17 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1610616316; x=1642152316; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=+jOIFDxc8pDKUwvO+6TF9Y49yr5MBHAQgzNkRlq5hBg=; b=XhVRwxCgnhfhHbMKxqm0b601jUjvRi3u+iapcMpLHrdxNiRWmgq574jE AUWZ9bM9K284kxerqETH/emXcm3tNP9zr1806RiIzhm3oiqmhu5o5MVpt Agvkgt7K7mKQbJ91NtEXJvtdGL49Yz8rFURI63W3Aifdb2nYXTOstRTlx WH4geTSq0dVALJ7kkr17slmxjuMbg+4QR8ILA+KoEDvqq10rTLyzqNeiX 5RzAvClD67Pkef2LPxmdtpIzaFBCHg3Otv5blkJDww7lLelFxvYHmnFfb dFVaRoszv1nU70Qmbdhd4FUM1GoEMrxF7+PdjKGVXdY4sgQgI5FrS3MVf g==; IronPort-SDR: 1VwdpMn/peBweqpU+tToJbEKdQKfRV2OSw56d3QPQIkGH4XCpax5al/eX4CZboYH3Y3ACdb4ey VcPh4yxWZUPDpG4nyRSkS9ufDqehkaQJlfL2AIUHpSfjN45JGRwGOmq5qGqIlvZ3pDmjs7kAum Y4iB3UV37PPfYkcIBtr2hwvonnjxZ0blWXZsCcDfalRlu3itS2bF5GDkpxbYIZIFtMTobIP6nn AOl2icccJEygM26/WPRF+rPRKuJy1Ec1dU5m9FYj10tXLgE07f3IcfK8nf/X0Z75OZ8b47UHlu bwM= X-IronPort-AV: E=Sophos;i="5.79,347,1602572400"; d="scan'208";a="100058149" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Jan 2021 02:25:14 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 14 Jan 2021 02:25:13 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 14 Jan 2021 02:25:11 -0700 From: Steen Hegelund To: Philipp Zabel Subject: [PATCH v2 0/3] Adding the Sparx5 Switch Reset Driver Date: Thu, 14 Jan 2021 10:24:57 +0100 Message-ID: <20210114092500.2822208-1-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210114_042516_648060_0AFF6453 X-CRM114-Status: GOOD ( 12.02 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This series provides the Microchip Sparx5 Switch Reset Driver The Sparx5 Switch SoC has a number of components that can be reset individually, but at least the Switch Core needs to be in a well defined state at power on, when any of the Sparx5 drivers starts to access the Switch Core, this reset driver is available. The reset driver is loaded early via the postcore_initcall interface, and will then be available for the other Sparx5 drivers (SGPIO, SwitchDev etc) that are loaded next, and the first of them to be loaded can perform the one-time Switch Core reset that is needed. The driver has protection so that the system busses, DDR controller, PCI-E and ARM A53 CPU and a few other subsystems are not touched by the reset. The Sparx5 Chip Register Model can be browsed at this location: https://github.com/microchip-ung/sparx-5_reginfo History: v1 - v2: Removed debug prints Changed the error handling to save the error code before jumping. Steen Hegelund (3): dt-bindings: reset: microchip sparx5 reset driver bindings reset: mchp: sparx5: add switch reset driver arm64: dts: reset: add microchip sparx5 switch reset driver .../bindings/reset/microchip,rst.yaml | 52 +++++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 13 +- drivers/reset/Kconfig | 8 + drivers/reset/Makefile | 1 + drivers/reset/reset-microchip-sparx5.c | 146 ++++++++++++++++++ 5 files changed, 217 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml create mode 100644 drivers/reset/reset-microchip-sparx5.c