From patchwork Thu Feb 25 09:50:02 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12103749 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 94B6CC433DB for ; Thu, 25 Feb 2021 09:51:53 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 28EAE64EBA for ; Thu, 25 Feb 2021 09:51:53 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 28EAE64EBA Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=XvFQwoYOB2WZJ6l7OnTACH9q1gpo7wbJG3LHDZjZAyE=; b=RDmTAGXaR8YOmry4YOe100cv8s DLmjP/1IsPH2tqSt20r1q8LskmLxPTipqoNXKmIR8aZxenOgWyvhpFesSFiOLr1/5mObYHvWaov0U sate85J7KO7ezAbnK/v6eXMBb2oda6KhsG9KtoxYAcbjnX/qcQIfSMHNE9GDOHa4Syq6RqSZ0BGzU j+umU0k8QfYm5IqLoFXMTD8i41QyphxKeIpDjJK8VuR5zIpQTJJAX/vIisMtp5aLY9RYw+0TsCYb7 9y/5WZ2KV+VGEitaPu3bBX69VMntL1t1Z2C4TBC5K03bcwN452YPmZyHejghVZfIA/3jgNTcIL8cN x3oKStUA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1lFDHw-0007Rh-0j; Thu, 25 Feb 2021 09:50:28 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1lFDHo-0007Po-MW for linux-arm-kernel@lists.infradead.org; Thu, 25 Feb 2021 09:50:22 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1614246620; x=1645782620; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=F3rfTVxGQi2qbRG4zQv/sOnH3Fbxz0HFmKAWLQq9zvM=; b=oO4YhgIa7p8bXVGf9PiF5/nWzNFVYYX7CqY0goTWa597p5LKRF9oiJDW NtIUmqups7Esv/msJMx0h9tLG5GxI3IHwW6g3i2YxX1LLR7HZlYrpQ+oN vv/YLwOnu3K9Pe6m1cHXDKxvtxvTn0kAjxvyK2EOJpIQroQl7RmxX0wou cyIOYGhGNYefFkB8EZO7ykbNcv+otiXQ9FDDjiuw0v48EgjpbzaW28fY4 Z79GRoYkcKdRhwWRSe5o4ofBu86IhmFhlP/8urbJfUDjHuVuM/3K/D6RH CLJCcVQd5wVpRnWzP6nES1D4umUYo1WCCJ0apdKNke6n/qAf0H/4VWfjI g==; IronPort-SDR: fOQPPpRAxM54YT1G2CT0ybql442twlnyv4DjZqk3AaQGc0OOIbGx0Q0E6PKfk0zFBojD1gKU3S Hf3sfDs+PwcqDS5LRGkxlkQIzi1gwNSK5UUTk68nHIUEmO/C5e98FyBluhAt35ebfTgLmuwHu9 cMer2KKCfnjSN7NOE3yDO/LMlxdtp8D1+SITL3Oi7HXzX+P3PdVAkbfdKQDM3SvJpNCDDkXQQk ACT16wTKqvV/y4zZR9+A5vZXJIkDOs4laT8m5d3e10N/uy9w+vSIRf6GHQaeS7iz6o1c+JsO5j Q3k= X-IronPort-AV: E=Sophos;i="5.81,205,1610434800"; d="scan'208";a="111073774" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 25 Feb 2021 02:50:17 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 25 Feb 2021 02:50:15 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 25 Feb 2021 02:50:13 -0700 From: Steen Hegelund To: Philipp Zabel Subject: [PATCH v6 0/3] Adding the Sparx5 Switch Reset Driver Date: Thu, 25 Feb 2021 10:50:02 +0100 Message-ID: <20210225095005.1510846-1-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.30.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210225_045021_004222_ABFC9CC9 X-CRM114-Status: GOOD ( 14.46 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This series provides the Microchip Sparx5 Switch Reset Driver The Sparx5 Switch SoC has a number of components that can be reset individually, but at least the Switch Core needs to be in a well defined state at power on, when any of the Sparx5 drivers starts to access the Switch Core, this reset driver is available. The reset driver is loaded early via the postcore_initcall interface, and will then be available for the other Sparx5 drivers (SGPIO, SwitchDev etc) that are loaded next, and the first of them to be loaded can perform the one-time Switch Core reset that is needed. The driver has protection so that the system busses, DDR controller, PCI-E and ARM A53 CPU and a few other subsystems are not touched by the reset. The Sparx5 Chip Register Model can be browsed at this location: https://github.com/microchip-ung/sparx-5_reginfo History: v5 -> v6 Using the existing CPU syscon for reset protection and add a small IO range for the GCB Reset Register. v4 -> v5 Changed the two syscons into IO ranges and updated the bindings to reflect this change. v3 -> v4 Added commit message descriptions v2 -> v3 Removed unused headers Renamed the reset controller dev member. Use regmap_read_poll_timeout instead of polling a function. Used two separate syscon entries in the binding Simplified the syscon error handling. Simplified the devm_reset_controller_register error handling. Moved the contents of the mchp_sparx5_reset_config function into the probe function. v1 -> v2 Removed debug prints Changed the error handling to save the error code before jumping. Steen Hegelund (3): dt-bindings: reset: microchip sparx5 reset driver bindings reset: mchp: sparx5: add switch reset driver arm64: dts: reset: add microchip sparx5 switch reset driver .../bindings/reset/microchip,rst.yaml | 58 +++++++ arch/arm64/boot/dts/microchip/sparx5.dtsi | 7 +- drivers/reset/Kconfig | 8 + drivers/reset/Makefile | 1 + drivers/reset/reset-microchip-sparx5.c | 151 ++++++++++++++++++ 5 files changed, 223 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml create mode 100644 drivers/reset/reset-microchip-sparx5.c