From patchwork Thu Sep 1 14:13:23 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vignesh Raghavendra X-Patchwork-Id: 12962735 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 2FD7BECAAD1 for ; Thu, 1 Sep 2022 14:15:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=R4VTfwLM+3wvLbonNnO9ZuSUR6xAv0QNfGPnIVHf17k=; b=l+TfYNLqYsG5mn nWr1MdIL23nsxMdYMJwqjMIHnovi/hkC7KSegQlM4ZCB55gbdulYj0YUece5fBp1qqOR7o4AJKgEH G/ItObdGaPqRF6Wf8BG256Xh03S9m0X9WVKMHYwn1s8vqDOcBb2obQ4uWFYS6ajQK71+5698Xke2D 7BfKPnBYMvE2GDpEolEHV0T40SdSd7rF30kg6S+63GJ2P5pI/5jQULG0FvEqKdPeEuzGFDbjwkGhX yvL8CjdeS6LU3DiG5P+e9ArJZ9AcWQ/opH+U4+p722GeWP5vo5Rhw6ocep5ZC52VaFp3GQaBff5FX bfgnNa45vRl9jSYB9/Dg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oTkxH-00COXh-Ti; Thu, 01 Sep 2022 14:14:04 +0000 Received: from fllv0015.ext.ti.com ([198.47.19.141]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oTkxC-00COSn-7m for linux-arm-kernel@lists.infradead.org; Thu, 01 Sep 2022 14:13:59 +0000 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 281EDli8008793; Thu, 1 Sep 2022 09:13:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1662041627; bh=jpTQjZ3OADtxYbKq9HWfY4ToEkXCz2T6F6WeWDtFcGM=; h=From:To:CC:Subject:Date; b=YadsnTvTcw/ARGx+BJ+dtYe0WHnyGRHTcaz7HNIPcBZCeLZz2sO/EtuH1Y4Dfn2YY 6GG5bN1omn+f6hhf4GYG7SPZn9o6kz/tnqA+F2VCUGkRVBkVTKXRraqaN1EjFAKm3R SHSwhgNShzE0P7AIEbJELDrOtx+MHGcrbKuxTuC0= Received: from DLEE113.ent.ti.com (dlee113.ent.ti.com [157.170.170.24]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 281EDl00048566 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 1 Sep 2022 09:13:47 -0500 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Thu, 1 Sep 2022 09:13:47 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Thu, 1 Sep 2022 09:13:47 -0500 Received: from uda0132425.dhcp.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 281EDhdR015476; Thu, 1 Sep 2022 09:13:44 -0500 From: Vignesh Raghavendra To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Linus Walleij CC: , , , , Bryan Brattlof Subject: [PATCH v2 0/5] arm64: dts: ti: Add support for AM62A family of SoCs Date: Thu, 1 Sep 2022 19:43:23 +0530 Message-ID: <20220901141328.899100-1-vigneshr@ti.com> X-Mailer: git-send-email 2.37.2 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220901_071358_481100_7D781A73 X-CRM114-Status: GOOD ( 12.08 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This series adds basic boot support for AM62A SoCs with UART, MMC/SD and GPIO support on AM62A SK EVM Bootlog: https://gist.github.com/r-vignesh/4d88f53bb0489f1675fa78f993e95d3f Tech Ref manual: https://www.ti.com/lit/zip/spruj16 Schematics: https://www.ti.com/lit/zip/sprr459 v2: * Add new patch 1/5 to sort pinmux macros alphabetically * Rebase onto latest -next for so that SoC bindings are sorted * Add soc specific compatible for SoC syscon nodes * Address misc comments from Krzysztof v1: lore.kernel.org/r/20220829082200.241653-1-vigneshr@ti.com Vignesh Raghavendra (5): dt-bindings: arm: ti: Rearrange IOPAD macros alphabetically dt-bindings: arm: ti: Add bindings for AM62A7 SoC dt-bindings: pinctrl: k3: Introduce pinmux definitions for AM62A arm64: dts: ti: Introduce AM62A7 family of SoCs arm64: dts: ti: Add support for AM62A7-SK .../devicetree/bindings/arm/ti/k3.yaml | 6 + arch/arm64/boot/dts/ti/Makefile | 2 + arch/arm64/boot/dts/ti/k3-am62a-main.dtsi | 298 ++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am62a-mcu.dtsi | 39 +++ arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi | 54 ++++ arch/arm64/boot/dts/ti/k3-am62a.dtsi | 122 +++++++ arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 223 +++++++++++++ arch/arm64/boot/dts/ti/k3-am62a7.dtsi | 103 ++++++ include/dt-bindings/pinctrl/k3.h | 15 +- 9 files changed, 856 insertions(+), 6 deletions(-) create mode 100644 arch/arm64/boot/dts/ti/k3-am62a-main.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62a-mcu.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62a-wakeup.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62a.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62a7-sk.dts create mode 100644 arch/arm64/boot/dts/ti/k3-am62a7.dtsi Tested-By: Devarsh Thakkar