From patchwork Thu Jan 12 14:27:21 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Apurva Nandan X-Patchwork-Id: 13098124 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C2228C54EBC for ; Thu, 12 Jan 2023 14:28:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=2djEkNSZ8sJRBH/5SCIxPRdoRJxbrS6p80TxVEek0MA=; b=NcoQBJ4HNegDJ+ 9c7QwrjFYgYHrYcGD7ng4cTAnzy2F1GgXV3m3VMOzsj6oendQYe2kuScrd7fdTxtcU7m6Oo9eX68a opCqxUJKiP6rM/S7vWyGTjykUT/UdFYFo/DAy6kumfQiR7Y/sW69+XEczrqg5HQ4rp6WZ2CjcPq0t kUi7ISo0uXCkir5+P0jpSGsWiULqnyQAF3oxLGlpvGiHI/AH+3VqxBa2FzN5bFSRAY0GLQs+k/zY8 rF7TJ03yTa/rMF1t842TMkMqfzAJVbiyRG+BB2xeXDnM6uvb6wVGH7jifwUtkNwhHpX3dQwYPe48w xOFJffRAwGLft6Tj67wg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1pFyYU-00FM6O-6M; Thu, 12 Jan 2023 14:27:46 +0000 Received: from lelv0143.ext.ti.com ([198.47.23.248]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1pFyYQ-00FM4T-8i for linux-arm-kernel@lists.infradead.org; Thu, 12 Jan 2023 14:27:44 +0000 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 30CERU0Q099631; Thu, 12 Jan 2023 08:27:30 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1673533650; bh=EYsxK2V4Kdi9eGcMTwhYlqj3RE6Z3CWq9bV+uJaJPKk=; h=From:To:CC:Subject:Date; b=XMBrCh7KDHbvh3C/pET9KUUY1Rc/tkHLOOvmqUzn+lDquBWTfiEp4aE5HPtiqFz5X 5vgRlgOZ4ChsS+iiWOU4hEhWIxcvxoPNYc0+ig6jlIGIS3WLfkONKR2ETiBW/EsTY4 twe15lCw2dE6pP2nxzSQYLEKA4hppfWV3QQOlHzg= Received: from DLEE110.ent.ti.com (dlee110.ent.ti.com [157.170.170.21]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 30CERUjd068773 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 12 Jan 2023 08:27:30 -0600 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Thu, 12 Jan 2023 08:27:30 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Thu, 12 Jan 2023 08:27:30 -0600 Received: from LT5CD112GSQZ.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 30CERQZ3037713; Thu, 12 Jan 2023 08:27:26 -0600 From: Apurva Nandan To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Linus Walleij , , , , CC: Apurva Nandan , Hari Nagalla Subject: [PATCH v5 0/4] Add initial support for J784S4 SoC Date: Thu, 12 Jan 2023 19:57:21 +0530 Message-ID: <20230112142725.77785-1-a-nandan@ti.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230112_062742_468798_8ED91D41 X-CRM114-Status: GOOD ( 13.92 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The J784S4 SoC belongs to the K3 Multicore SoC architecture platform, providing advanced system integration in automotive, ADAS and industrial applications requiring AI at the network edge. This SoC extends the K3 Jacinto 7 family of SoCs with focus on raising performance and integration while providing interfaces, memory architecture and compute performance for multi-sensor, high concurrency applications. Some highlights of this SoC are: * Up to 8 Cortex-A72s, four clusters of lockstep capable dual Cortex-R5F MCUs, 4 C7x floating point vector DSPs with Matrix Multiply Accelerator(MMA) for deep learning and CNN. * 3D GPU: Automotive grade IMG BXS-4-64 * Vision Processing Accelerator (VPAC) with image signal processor and Depth and Motion Processing Accelerator (DMPAC) * Three CSI2.0 4L RX plus two CSI2.0 4L TX, two DSI Tx, one eDP/DP and one DPI interface. * Integrated gigabit ethernet switch, up to 8 ports (TDA4VH), two ports support 10Gb USXGMII; Two 4 lane PCIe-GEN3 controllers, USB3.0 Dual-role device subsystems, Up to 20 MCANs, among other peripherals. See J784S4 Technical Reference Manual (SPRUJ52 - JUNE 2022) for further details: http://www.ti.com/lit/zip/spruj52 bootlog: https://rentry.co/gbefx/raw Changes in v5: - Converted all 0x0 to 0x00 in dtsi files Changes in v4: - Removed ti,sci-dev-id from main_navss and mcu_navss, also changed their compatibles to "simple-bus" - Removed status = "disabled" from phy_gmii_sel and cpts@3d000 - Removed empty chosen {} from k3-j784s4.dtsi Changes in v3: - Enabled hwspinlock, main_ringacc, main_udmap, cpts, and mcu_navss in the dtsi - Removed alignment in secure_ddr optee - Changed the assigned clock parent in main and mcu cpts to main pll0, hsdiv6 from pll3, hsdiv1 - Removed few signed-off by - Formatting fixes at some places - Corrected link to EVM board schmatics in the commit Changes in v2: - Disabled all the IPs that are not mandatory for booting up the SoC by default in the dtsi, and thus this gives a minimal SoC boot devicetree. - Moved no-1-8-v property from the k3-j784s4-evm.dts file to k3-j784s4-main.dtsi file. - Naming changes (hwlock, regulator) and commit description changes. - Added device specific compatible for j721e system controller. - Dropped bootargs completely. Apurva Nandan (4): dt-bindings: arm: ti: Add bindings for J784s4 SoC dt-bindings: pinctrl: k3: Introduce pinmux definitions for J784s4 arm64: dts: ti: Add initial support for J784S4 SoC arm64: dts: ti: Add support for J784S4 EVM board .../devicetree/bindings/arm/ti/k3.yaml | 6 + arch/arm64/boot/dts/ti/Makefile | 2 + arch/arm64/boot/dts/ti/k3-j784s4-evm.dts | 196 ++++ arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 1007 +++++++++++++++++ .../boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi | 311 +++++ arch/arm64/boot/dts/ti/k3-j784s4.dtsi | 284 +++++ include/dt-bindings/pinctrl/k3.h | 3 + 7 files changed, 1809 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-evm.dts create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4.dtsi