From patchwork Tue Mar 28 10:07:19 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tudor Ambarus X-Patchwork-Id: 13190824 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 42231C76195 for ; Tue, 28 Mar 2023 10:08:26 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=ndPaQGnbuNOC5Gj4mPVRWR0AKbRz6G09pj1PjH5FTg0=; b=f4Em3faHHHsrxR na7s1ZNv1oMhUHP+BCUHzvuRNfICB491mugYa+d1mQPWfhLg/iTGz1ecp5ePHrd4EeYf7KpZagf9/ XS6dwQ/tFUkGi6YnAI6PsgamIN1zFQDEY7eMiHnD61j5Z9mxo4JVTbcbBIPS+uIzrAlWdhCMP9p5Y UreCcj9SzZ+SjJfRh/5w3gcLvt/jakmiwDGv18yDTNB3eHIsLuTxbI0wqUM2jxRATaCQGk7nUNEuZ 9LBfLo46cQYmQ19V5mcv5pCFt/Rle9+fwjL1TVuErCwRJdy3dYd5svtLMQcQhmw4tvyryh+uheeqJ wCwHg/KUbHUgdyJL6dRQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1ph6En-00Dqct-0u; Tue, 28 Mar 2023 10:07:33 +0000 Received: from mail-lf1-x133.google.com ([2a00:1450:4864:20::133]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1ph6Ek-00Dqa3-0u for linux-arm-kernel@lists.infradead.org; Tue, 28 Mar 2023 10:07:31 +0000 Received: by mail-lf1-x133.google.com with SMTP id k37so15120818lfv.0 for ; Tue, 28 Mar 2023 03:07:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1679998047; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=6Vihcq/k4IphXmmDPczsMKLScylUcV4iaLrrzgEXWQM=; b=ceiVM2AoRDGx9xcuj73XTgbvjrqa+G4s6+Cd7aMKBe6aIEeki+ZUuRJfg/AduOEnIC n2yL6Q7yXuKqOwECt2YcBdP6RQm67q7BqwTjLu+TrtXE1gSPqeg4gd+H3/uiUYYtwcab nba+0d2i+U7rlOrOW1w8X041d+bZWUVGAopUplWBWy1/1leW4+3iUnMpNww/iulgdTEU qrDsmtsgRyufIDEN5kuLu1AhnplWxoq+IPKLTmjJHuSB+u310rkDSoBVM9pHtoKbImuz /w6ZoC/DV5rrZ6lRWn9/FC5CCkcPilrA8XQD4De0KnUZD7e/o/azBcFE81mssR6RVqyB BTOg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679998047; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=6Vihcq/k4IphXmmDPczsMKLScylUcV4iaLrrzgEXWQM=; b=rClIyAiMO2b7dA83spwg6ElnteSe+lmPdftXoSBHYs0REtAuSBo89zudxZEyQ/jTrr rmbFw6knC307wLFYjS6hXMtTkHz9UUEi+hEmZvlDNGntBGTIrPWUT/VCUKmWL2C+Q7cp /9hRKPhWf3B4mVka3I0u0iEs2ebSXIM04gb90VWufIRpncFnuGwCxgl2quzWqCVY/Dve X8urK5AiMnF93V/8QAQe0Al57zEUwYmFuNRTPl13FEviJskah9U9l8q+0WP6QC5N9E8j 8yGTq8LO8c3kXOJlNz77kpnE4KgEihwmbJoifY+i5y5EMMiedia2zxePLQZavI0xUuU6 YXiQ== X-Gm-Message-State: AAQBX9d2vQdRxdzNGWNfZQRs9B76DZi+f0UQykWUNL2aUituJBn1Q2jQ F8ISv1eEGtDnSCVz2GhvXkTcOw== X-Google-Smtp-Source: AKy350YRIKQf6D9RKazZnx6FJqNfHtL58afqzqWIbaovg4t6Cacg/KFup73+AShC6U7eY3ANq25CXg== X-Received: by 2002:a19:f501:0:b0:4ea:c83b:256e with SMTP id j1-20020a19f501000000b004eac83b256emr3762278lfb.32.1679998047315; Tue, 28 Mar 2023 03:07:27 -0700 (PDT) Received: from ta1.c.googlers.com.com (61.215.228.35.bc.googleusercontent.com. [35.228.215.61]) by smtp.gmail.com with ESMTPSA id w9-20020a05651203c900b004db2ac3a522sm5039572lfp.62.2023.03.28.03.07.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Mar 2023 03:07:26 -0700 (PDT) From: Tudor Ambarus To: nicolas.ferre@microchip.com, claudiu.beznea@microchip.com Cc: alexandre.belloni@bootlin.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Tudor Ambarus Subject: [PATCH v2 0/4] ARM: dts: at91: Set sst26vf064b SPI NOR flash at its maxumum frequency Date: Tue, 28 Mar 2023 10:07:19 +0000 Message-Id: <20230328100723.1593864-1-tudor.ambarus@linaro.org> X-Mailer: git-send-email 2.40.0.348.gf938b09366-goog MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230328_030730_321638_95909F0A X-CRM114-Status: GOOD ( 10.46 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, Nicolas! I just compiled tested this with sama5_defconfig and at91_dt_defconfig. Would you please do a simnple test on your side to make sure everything is in place? A test on a single board would suffice (maybe sama5d27-wlsom1-ek?): #!/bin/sh dd if=/dev/urandom of=./qspi_test bs=1M count=6 mtd_debug write /dev/mtd5 0 6291456 qspi_test mtd_debug erase /dev/mtd5 0 6291456 mtd_debug read /dev/mtd5 0 6291456 qspi_read hexdump qspi_read mtd_debug write /dev/mtd5 0 6291456 qspi_test mtd_debug read /dev/mtd5 0 6291456 qspi_read sha1sum qspi_test qspi_read Cheers, ta Changes in v2: update value of spi-cs-setup-ns as it was changed to u32 since the first proposal. v1 at: https://lore.kernel.org/linux-mtd/20221117105249.115649-1-tudor.ambarus@microchip.com/ --- SPI NOR flashes have specific cs-setup time requirements without which they can't work at frequencies close to their maximum supported frequency, as they miss the first bits of the instruction command. Unrecognized commands are ignored, thus the flash will be unresponsive. Introduce the spi-cs-setup-ns property to allow spi devices to specify their cs setup time. Tudor Ambarus (4): ARM: dts: at91-sama5d27_wlsom1: Set sst26vf064b SPI NOR flash at its maximum frequency ARM: dts: at91-sama5d27_som1: Set sst26vf064b SPI NOR flash at its maximum frequency ARM: dts: at91: sama5d2_icp: Set sst26vf064b SPI NOR flash at its maximum frequency ARM: dts: at91: sam9x60ek: Set sst26vf064b SPI NOR flash at its maximum frequency arch/arm/boot/dts/at91-sam9x60ek.dts | 3 ++- arch/arm/boot/dts/at91-sama5d27_som1.dtsi | 3 ++- arch/arm/boot/dts/at91-sama5d27_wlsom1.dtsi | 3 ++- arch/arm/boot/dts/at91-sama5d2_icp.dts | 3 ++- 4 files changed, 8 insertions(+), 4 deletions(-)