| Message ID | 20230922081026.2799-1-quic_tengfan@quicinc.com (mailing list archive) |
|---|---|
| Headers | show
Return-Path:
<linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from bombadil.infradead.org (bombadil.infradead.org
[198.137.202.133])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.lore.kernel.org (Postfix) with ESMTPS id 3F155CD4F33
for <linux-arm-kernel@archiver.kernel.org>;
Fri, 22 Sep 2023 08:12:04 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
d=lists.infradead.org; s=bombadil.20210309; h=Sender:
Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post:
List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC
:To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:
Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:
List-Owner; bh=g52oXDE+3nFbwPvZQTlqCi5kjic5GcAsxyFh2PFnt00=; b=V7z21XXEr74Lj9
G0CF56d2KYIYn4GjgENUZuvXFCqNiIoxtTvHAzeocYyyRdALX1Tv13r0X0T/KBVq43oJ5nnuXs67z
lcHP3JPcrhwWgYk+VkfHjA6ot5kSf7WyKns1KqN2ByBz232C+PuVnkUVCrgq5S6PGyV0T8x71+63a
D8h2v6xj/eNgEX7bm0caxWEeeTSNexUDvlKcI9Kc0Quno8lRmfRi7YJG3HfvNc/D187vsmr58hQbk
0LY8GyoSr/ke154YpIj/r/KiwVG4WZX2KAIf/KsOxqM8RT9zI4LVPi8YiyZULZrczPkDYUhmbEmoI
vPrwP70lJO7lLgRAu4eQ==;
Received: from localhost ([::1] helo=bombadil.infradead.org)
by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux))
id 1qjbGC-008Mbw-0H;
Fri, 22 Sep 2023 08:11:36 +0000
Received: from mx0a-0031df01.pphosted.com ([205.220.168.131])
by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux))
id 1qjbG5-008MXX-0m
for linux-arm-kernel@lists.infradead.org;
Fri, 22 Sep 2023 08:11:32 +0000
Received: from pps.filterd (m0279867.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id
38M5MT1D025494;
Fri, 22 Sep 2023 08:11:10 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;
h=from : to : cc :
subject : date : message-id : mime-version : content-type; s=qcppdkim1;
bh=6uYlX5IYxZoYeDr9ljzkBrhqLj6FcLpxy/K98TiwgNI=;
b=n1JBoGxzdwCz8CEMZZL7i35tQ5B//k6wq7FLwhu3lcNVQy9pXcO8adtdA/jWfvW9SQhO
X0argvouRZzX7MJUmtXVnSKU4/3uhUREzhJMXe1t2ICKQfEh/uz+lRMzDS9D41FcKoh4
wmdJ7ULNv9bcH7aQhaOMmwSDghj7HCl6p2l/tixG06ROL0k2eCqjFFWCvWlxRjInf4QE
sQcfwTNZSUzJncVf6iyYvp1jlF7FeKOoCrDdkthlgI0s32aIYu3laO7TFBaBAX5HunUh
nF9JWwaNTnPbdH+yuGJNHxJZmkKOme9BOmysfbbPqjpYTTC8pTcRlSfoEOZJ9lzJQAdM 5A==
Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3t8u5n1c7v-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Fri, 22 Sep 2023 08:11:09 +0000
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
38M8B82j031955
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Fri, 22 Sep 2023 08:11:08 GMT
Received: from tengfan2-gv.qualcomm.com (10.80.80.8) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1118.36; Fri, 22 Sep 2023 01:10:56 -0700
From: Tengfei Fan <quic_tengfan@quicinc.com>
To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>,
<tglx@linutronix.de>, <maz@kernel.org>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>,
<catalin.marinas@arm.com>, <will@kernel.org>
CC: <geert+renesas@glider.be>, <arnd@arndb.de>, <neil.armstrong@linaro.org>,
<nfraprado@collabora.com>, <rafal@milecki.pl>, <peng.fan@nxp.com>,
<linux-arm-msm@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>,
<quic_tsoni@quicinc.com>, <quic_shashim@quicinc.com>,
<quic_kaushalk@quicinc.com>, <quic_tdas@quicinc.com>,
<quic_tingweiz@quicinc.com>, <quic_aiquny@quicinc.com>,
<kernel@quicinc.com>, Tengfei Fan <quic_tengfan@quicinc.com>
Subject: [PATCH v4 0/6] soc: qcom: Add uart console support for SM4450
Date: Fri, 22 Sep 2023 16:10:20 +0800
Message-ID: <20230922081026.2799-1-quic_tengfan@quicinc.com>
X-Mailer: git-send-email 2.17.1
MIME-Version: 1.0
X-Originating-IP: [10.80.80.8]
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-ORIG-GUID: GcvvbLXYa5CucNMiTAmDfHkJzmXQGE2u
X-Proofpoint-GUID: GcvvbLXYa5CucNMiTAmDfHkJzmXQGE2u
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.267,Aquarius:18.0.980,Hydra:6.0.619,FMLib:17.11.176.26
definitions=2023-09-22_06,2023-09-21_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
mlxlogscore=635
priorityscore=1501 malwarescore=0 spamscore=0 bulkscore=0 impostorscore=0
lowpriorityscore=0 mlxscore=0 clxscore=1015 adultscore=0 phishscore=0
suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.12.0-2309180000 definitions=main-2309220067
X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3
X-CRM114-CacheID: sfid-20230922_011129_287538_27A23187
X-CRM114-Status: GOOD ( 18.11 )
X-BeenThere: linux-arm-kernel@lists.infradead.org
X-Mailman-Version: 2.1.34
Precedence: list
List-Id: <linux-arm-kernel.lists.infradead.org>
List-Unsubscribe:
<http://lists.infradead.org/mailman/options/linux-arm-kernel>,
<mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe>
List-Archive: <http://lists.infradead.org/pipermail/linux-arm-kernel/>
List-Post: <mailto:linux-arm-kernel@lists.infradead.org>
List-Help: <mailto:linux-arm-kernel-request@lists.infradead.org?subject=help>
List-Subscribe:
<http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>,
<mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org>
Errors-To:
linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org
|
| Series |
soc: qcom: Add uart console support for SM4450
|
expand
|
This series add base description of UART, TLMM, RPMHCC, GCC and RPMh PD nodes which helps SM4450 boot to shell with console on boards with this SoC. Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com> --- This patch series depends on below patch series: "[PATCH v2 0/4] clk: qcom: Add support for GCC and RPMHCC on SM4450" https://lore.kernel.org/linux-arm-msm/20230909123431.1725728-1-quic_ajipan@quicinc.com/ "[PATCH v4 0/2] pinctl: qcom: Add SM4450 pinctrl driver" https://lore.kernel.org/linux-arm-msm/20230920082102.5744-1-quic_tengfan@quicinc.com/ v3 -> v4: - adjustment the sequence of property and property-names - update 0 to 0x0 for reg params - remove unrelated change - separate SoC change and board change v2 -> v3: - fix dtbs_check warning - remove interconnect, iommu, scm and tcsr related code - rearrangement dt node - remove smmu, scm and tcsr related documentation update - enable CONFIG_SM_GCC_4450 in defconfig related patch v1 -> v2: - setting "qcom,rpmh-rsc" compatible to the first property - keep order by unit address - move tlmm node into soc node - update arm,smmu.yaml - add enable pinctrl and interconnect defconfig patches - remove blank line - redo dtbs_check check previous discussion here: [1] v3: https://lore.kernel.org/linux-arm-msm/20230920082102.5744-1-quic_tengfan@quicinc.com [2] v2: https://lore.kernel.org/linux-arm-msm/20230915021509.25773-1-quic_tengfan@quicinc.com [3] v1: https://lore.kernel.org/linux-arm-msm/20230908065847.28382-1-quic_tengfan@quicinc.com Ajit Pandey (1): arm64: dts: qcom: sm4450: Add apps_rsc and cmd_db node Tengfei Fan (5): dt-bindings: interrupt-controller: qcom,pdc: document qcom,sm4450-pdc arm64: dts: qcom: sm4450: Add RPMH and Global clock arm64: dts: qcom: add uart console support for SM4450 arm64: dts: qcom: sm4450-qrd: add QRD4450 uart support arm64: defconfig: enable clock controller and pinctrl .../interrupt-controller/qcom,pdc.yaml | 1 + arch/arm64/boot/dts/qcom/sm4450-qrd.dts | 19 +++- arch/arm64/boot/dts/qcom/sm4450.dtsi | 107 ++++++++++++++++++ arch/arm64/configs/defconfig | 2 + 4 files changed, 127 insertions(+), 2 deletions(-) base-commit: 940fcc189c51032dd0282cbee4497542c982ac59