From patchwork Thu Nov 22 11:33:37 2012 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Cho KyongHo X-Patchwork-Id: 1783591 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-process-083081@patchwork2.kernel.org Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) by patchwork2.kernel.org (Postfix) with ESMTP id BB7B0DF230 for ; Thu, 22 Nov 2012 11:43:27 +0000 (UTC) Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.76 #1 (Red Hat Linux)) id 1TbV8H-0001bW-P8; Thu, 22 Nov 2012 11:39:50 +0000 Received: from mailout2.samsung.com ([203.254.224.25]) by merlin.infradead.org with esmtp (Exim 4.76 #1 (Red Hat Linux)) id 1TbV85-0001Uj-Tj for linux-arm-kernel@lists.infradead.org; Thu, 22 Nov 2012 11:39:40 +0000 Received: from epcpsbgm1.samsung.com (epcpsbgm1 [203.254.230.26]) by mailout2.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MDW00G2R03MJAR0@mailout2.samsung.com> for linux-arm-kernel@lists.infradead.org; Thu, 22 Nov 2012 20:33:37 +0900 (KST) Received: from epcpsbgm1.samsung.com ( [203.254.230.47]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id 9E.25.01231.19D0EA05; Thu, 22 Nov 2012 20:33:37 +0900 (KST) X-AuditID: cbfee61a-b7fa66d0000004cf-42-50ae0d9177eb Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id ED.25.01231.19D0EA05; Thu, 22 Nov 2012 20:33:37 +0900 (KST) Received: from DOPULLIPCHO06 ([12.23.118.152]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MDW00FGS041BK90@mmp2.samsung.com> for linux-arm-kernel@lists.infradead.org; Thu, 22 Nov 2012 20:33:37 +0900 (KST) From: Cho KyongHo To: linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 10/12] iommu/exynos: add support for System MMU 3.2 and 3.3 Date: Thu, 22 Nov 2012 20:33:37 +0900 Message-id: <002b01cdc8a5$368c8430$a3a58c90$%cho@samsung.com> MIME-version: 1.0 X-Mailer: Microsoft Office Outlook 12.0 Thread-index: Ac3IpTZr/7iJo290SUiw9C4S548cyA== Content-language: ko DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFlrFIsWRmVeSWpSXmKPExsVy+t8zfd2JvOsCDBZ1a1tsenyN1YHRY/OS +gDGKC6blNSczLLUIn27BK6MfzuMChqyKlq6DRsYPwd3MXJySAiYSEztaWSBsMUkLtxbzwZi CwksY5RYf9y0i5EDrGZjhzxEeDqjxMPHOV2MXED2ciaJnjln2UESbAJaEqvnHmcESYgI9DJK XOj/ygTiMAv8YJSYvvkXC8gkYQE/ibYz1SANLAKqEi3HDoEt5hWwlVjR1sQKYQtK/Jh8DyzO DDR0/c7jTBC2vMTmNW+ZIQ5Sl3j0VxfEFBHQkzh2RBaiQkRi34t3jBDTBSS+TT7EAlEtK7Hp ADPIMRIC7ewSE2d8YIR4V1Li4IobLBMYxWYhWTwLyeJZSBbPQrJiASPLKkbR1ILkguKk9FxD veLE3OLSvHS95PzcTYyQCJHawbiyweIQowAHoxIPr6bz2gAh1sSy4srcQ4wSHMxKIrz3uNcF CPGmJFZWpRblxxeV5qQWH2L0Abp8IrOUaHI+MHrzSuINjY1NzExMTcwtTc1NcQgrifM2e6QE CAmkJ5akZqemFqQWwYxj4uCUamBMapNp2OD0+9KZufeuHf/7krXIQ8fkl6VLz0z1I88VV6mq a9/j63s3x+lhyIHJ8cZhqobORzJM4uUvrV5SFSs57dHOHzd47pVu2PXXwyO22HNqMrPYs/v9 OjpvdW1+116pcrWPnjP37PVXCcrGcsoTtNxV7ra7BlRPnfUv+cIO7d7V+/l13MWUWIozEg21 mIuKEwFCP2VJvQIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrFIsWRmVeSWpSXmKPExsVy+t9jQd2JvOsCDLqnqlpsenyN1YHRY/OS +gDGqAZGm4zUxJTUIoXUvOT8lMy8dFsl7+B453hTMwNDXUNLC3MlhbzE3FRbJRefAF23zByg qUoKZYk5pUChgMTiYiV9O0wTQkPcdC1gGiN0fUOC4HqMDNBAwjrGjH87jAoasipaug0bGD8H dzFycEgImEhs7JDvYuQEMsUkLtxbzwZiCwlMZ5R4+Dini5ELyF7OJNEz5yw7SIJNQEti9dzj jCAJEYFeRokL/V+ZQBxmgR+MEtM3/2IBmSos4CfRdqYapIFFQFWi5dghFhCbV8BWYkVbEyuE LSjxY/I9sDgz0ND1O48zQdjyEpvXvGWGOE5d4tFfXRBTREBP4tgRWYgKEYl9L94xTmAUmIVk 0Cwkg2YhGTQLScsCRpZVjKKpBckFxUnpuYZ6xYm5xaV56XrJ+bmbGMER+ExqB+PKBotDjAIc jEo8vJrOawOEWBPLiitzDzFKcDArifDe414XIMSbklhZlVqUH19UmpNafIjRB+jPicxSosn5 wOSQVxJvaGxiZmRpZGZhZGJujkNYSZy32SMlQEggPbEkNTs1tSC1CGYcEwenVAPjnB2lJ87d 27ul+IzOkSv9LTeO3bg+mW0dV2dnjcXul/+1Ele9LGbY7vohoiRa5hXXn1/C7yRfmQvIXf+a GRHt0nTEYIWN4d7y8+fuHKjwNrx075mvg+ZdxnWbJM+vm+k/w1bK7uVfi2vqE68KLTb22y1t pPTnno+6hMT/t2fmdXbppR1in6vxRYmlOCPRUIu5qDgRAEl9AT7tAgAA X-CFilter-Loop: Reflected X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20121122_063938_691960_422B4AF3 X-CRM114-Status: GOOD ( 25.25 ) X-Spam-Score: -7.6 (-------) X-Spam-Report: SpamAssassin version 3.3.2 on merlin.infradead.org summary: Content analysis details: (-7.6 points) pts rule name description ---- ---------------------- -------------------------------------------------- -5.0 RCVD_IN_DNSWL_HI RBL: Sender listed at http://www.dnswl.org/, high trust [203.254.224.25 listed in list.dnswl.org] -0.0 SPF_HELO_PASS SPF: HELO matches SPF record -0.7 RP_MATCHES_RCVD Envelope sender domain matches handover relay domain -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1% [score: 0.0000] 0.0 T_MANY_HDRS_LCASE Odd capitalization of multiple message headers Cc: 'Kukjin Kim' , prathyush.k@samsung.com, 'Joerg Roedel' , sw0312.kim@samsung.com, 'Subash Patel' , 'Sanghyun Lee' , rahul.sharma@samsung.com X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: linux-arm-kernel-bounces@lists.infradead.org Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org Since System MMU 3.2 and 3.3 have more prefetch buffers than 2, the existing function to set prefetch buffers, exynos_sysmmu_set_prefbuf() is not able to support them. This commit removes exynos_sysmmu_set_prefbuf() and introduces new interface, exynos_sysmmu_set_pbuf() that can pass information of more buffers than 2. It is safe to remove the existing function because there is no device driver in the kernel yet that calls the removed function. Signed-off-by: KyongHo Cho --- drivers/iommu/exynos-iommu.c | 336 +++++++++++++++++++++++++++++++++++++------ 1 file changed, 290 insertions(+), 46 deletions(-) diff --git a/drivers/iommu/exynos-iommu.c b/drivers/iommu/exynos-iommu.c index c2525ed..985d317 100644 --- a/drivers/iommu/exynos-iommu.c +++ b/drivers/iommu/exynos-iommu.c @@ -80,6 +80,13 @@ #define CTRL_BLOCK 0x7 #define CTRL_DISABLE 0x0 +#define CFG_LRU 0x1 +#define CFG_QOS(n) ((n & 0xF) << 7) +#define CFG_MASK 0x0050FFFF /* Selecting bit 0-15, 20, 22 */ +#define CFG_SYSSEL (1 << 22) /* System MMU 3.2 only */ +#define CFG_FLPDCACHE (1 << 20) /* System MMU 3.2+ only */ +#define CFG_SHAREABLE (1 << 12) /* System MMU 3.x only */ + #define REG_MMU_CTRL 0x000 #define REG_MMU_CFG 0x004 #define REG_MMU_STATUS 0x008 @@ -88,6 +95,10 @@ #define REG_PT_BASE_ADDR 0x014 #define REG_INT_STATUS 0x018 #define REG_INT_CLEAR 0x01C +#define REG_PB_INFO 0x400 +#define REG_PB_LMM 0x404 +#define REG_PB_INDICATE 0x408 +#define REG_PB_CFG 0x40C #define REG_PAGE_FAULT_ADDR 0x024 #define REG_AW_FAULT_ADDR 0x028 @@ -99,10 +110,9 @@ #define MMU_MAJ_VER(reg) (reg >> 28) #define MMU_MIN_VER(reg) ((reg >> 21) & 0x7F) -#define REG_PB0_SADDR 0x04C -#define REG_PB0_EADDR 0x050 -#define REG_PB1_SADDR 0x054 -#define REG_PB1_EADDR 0x058 +#define MAX_NUM_PBUF 6 + +#define NUM_MINOR_OF_SYSMMU_V3 4 static void *sysmmu_placeholder; /* Inidcate if a device is System MMU */ @@ -197,6 +207,19 @@ struct sysmmu_version { unsigned char minor; }; +#define SYSMMU_PBUFCFG_TLB_UPDATE (1 << 16) +#define SYSMMU_PBUFCFG_ASCENDING (1 << 12) +#define SYSMMU_PBUFCFG_DSECENDING (0 << 12) /* default */ +#define SYSMMU_PBUFCFG_PREFETCH (1 << 8) +#define SYSMMU_PBUFCFG_WRITE (1 << 4) +#define SYSMMU_PBUFCFG_READ (0 << 4) /* default */ + +struct sysmmu_prefbuf { + unsigned long base; + unsigned long size; + unsigned long config; +}; + struct sysmmu_drvdata { struct device *sysmmu; /* System MMU's device descriptor */ struct device *master; /* Client device that needs System MMU */ @@ -205,6 +228,8 @@ struct sysmmu_drvdata { int activations; struct sysmmu_version ver; spinlock_t lock; + struct sysmmu_prefbuf pbufs[MAX_NUM_PBUF]; + int num_pbufs; struct iommu_domain *domain; sysmmu_fault_handler_t fault_handler; unsigned long pgtable; @@ -291,59 +316,277 @@ static void __sysmmu_set_ptbase(void __iomem *sfrbase, __sysmmu_tlb_invalidate(sfrbase); } -static void __sysmmu_set_prefbuf(void __iomem *sfrbase, unsigned long base, - unsigned long size, int idx) +static void __sysmmu_set_prefbuf(void __iomem *pbufbase, unsigned long base, + unsigned long size, int idx) +{ + __raw_writel(base, pbufbase + idx * 8); + __raw_writel(size - 1 + base, pbufbase + 4 + idx * 8); +} + +/* + * Offset of prefetch buffer setting registers are different + * between SysMMU 3.1 and 3.2. 3.3 has a single prefetch buffer setting. + */ +static unsigned short + pbuf_offset[NUM_MINOR_OF_SYSMMU_V3] = {0x04C, 0x04C, 0x070, 0x410}; + +/** + * __sysmmu_sort_prefbuf - sort the given @prefbuf in descending order. + * @prefbuf: array of buffer information + * @nbufs: number of elements of @prefbuf + * @check_size: whether to compare buffer sizes. See below description. + * + * return value is valid if @check_size is ture. If the size of first buffer + * in @prefbuf is larger than or equal to the sum of the sizes of the other + * buffers, returns 1. If the size of the first buffer is smaller than the + * sum of other sizes, returns -1. Returns 0, otherwise. + */ +static int __sysmmu_sort_prefbuf(struct sysmmu_prefbuf prefbuf[], + int nbufs, bool check_size) +{ + int i; + + for (i = 0; i < nbufs; i++) { + int j; + for (j = i + 1; j < nbufs; j++) + if (prefbuf[i].size < prefbuf[j].size) + swap(prefbuf[i], prefbuf[j]); + } + + if (check_size) { + unsigned long sum = 0; + for (i = 1; i < nbufs; i++) + sum += prefbuf[i].size; + + if (prefbuf[0].size < sum) + i = -1; + else if (prefbuf[0].size >= (sum * 2)) + i = 1; + else + i = 0; + } + + return i; +} + +static void __exynos_sysmmu_set_pbuf_ver31(struct sysmmu_drvdata *drvdata, + int idx, int nbufs, struct sysmmu_prefbuf prefbuf[]) { - __raw_writel(base, sfrbase + REG_PB0_SADDR + idx * 8); - __raw_writel(size - 1 + base, sfrbase + REG_PB0_EADDR + idx * 8); + unsigned long cfg = + __raw_readl(drvdata->sfrbases[idx] + REG_MMU_CFG) & CFG_MASK; + + if (nbufs > 1) { + unsigned long base = prefbuf[1].base; + unsigned long end = prefbuf[1].base + prefbuf[1].size; + + /* merging buffers from the second to the last */ + while (nbufs-- > 2) { + base = min(base, prefbuf[nbufs - 1].base); + end = max(end, prefbuf[nbufs - 1].base + + prefbuf[nbufs - 1].size); + } + + /* Separate PB mode */ + cfg |= 2 << 28; + + __sysmmu_set_prefbuf(drvdata->sfrbases[idx] + pbuf_offset[1], + base, end - base, 1); + + drvdata->num_pbufs = 2; + drvdata->pbufs[0] = prefbuf[0]; + drvdata->pbufs[1] = prefbuf[1]; + + } else { + /* Combined PB mode */ + cfg |= 3 << 28; + drvdata->num_pbufs = 1; + drvdata->pbufs[0] = prefbuf[0]; + } + + __raw_writel(cfg, drvdata->sfrbases[idx] + REG_MMU_CFG); + + __sysmmu_set_prefbuf(drvdata->sfrbases[idx] + pbuf_offset[1], + prefbuf[0].base, prefbuf[0].size, 0); } -void exynos_sysmmu_set_prefbuf(struct device *dev, - unsigned long base0, unsigned long size0, - unsigned long base1, unsigned long size1) +static void __exynos_sysmmu_set_pbuf_ver32(struct sysmmu_drvdata *drvdata, + int idx, int nbufs, struct sysmmu_prefbuf prefbuf[]) +{ + int i; + unsigned long cfg = + __raw_readl(drvdata->sfrbases[idx] + REG_MMU_CFG) & CFG_MASK; + + cfg |= 7 << 16; /* enabling PB0 ~ PB2 */ + + /* This is common to all cases below */ + drvdata->pbufs[0] = prefbuf[0]; + + switch (nbufs) { + case 1: + /* Combined PB mode (0 ~ 2) */ + cfg |= 1 << 19; + drvdata->num_pbufs = 1; + break; + case 2: + /* Combined PB mode (0 ~ 1) */ + cfg |= 1 << 21; + drvdata->num_pbufs = 2; + drvdata->pbufs[1] = prefbuf[1]; + break; + case 3: + drvdata->num_pbufs = 3; + drvdata->pbufs[1] = prefbuf[1]; + drvdata->pbufs[2] = prefbuf[2]; + + __sysmmu_sort_prefbuf(drvdata->pbufs, 3, false); + swap(drvdata->pbufs[0], drvdata->pbufs[2]); + + break; + default: + drvdata->pbufs[2].base = prefbuf[2].base; + /* drvdata->size is used for end address temporarily */ + drvdata->pbufs[2].size = prefbuf[2].base + prefbuf[2].size; + + /* Merging all buffers from the third to the last */ + while (nbufs-- > 3) { + drvdata->pbufs[2].base = min(drvdata->pbufs[2].base, + prefbuf[nbufs - 1].base); + drvdata->pbufs[2].size = max(drvdata->pbufs[2].size, + prefbuf[nbufs - 1].base + + prefbuf[nbufs - 1].size); + } + + drvdata->num_pbufs = 3; + drvdata->pbufs[1] = prefbuf[1]; + drvdata->pbufs[2].size = drvdata->pbufs[2].size - + drvdata->pbufs[2].base; + } + + for (i = 0; i < drvdata->num_pbufs; i++) + __sysmmu_set_prefbuf(drvdata->sfrbases[idx] + pbuf_offset[2], + drvdata->pbufs[i].base, drvdata->pbufs[i].size, i); + + __raw_writel(cfg, drvdata->sfrbases[idx] + REG_MMU_CFG); +} + +static void __exynos_sysmmu_set_pbuf_ver33(struct sysmmu_drvdata *drvdata, + int idx, int nbufs, struct sysmmu_prefbuf prefbuf[]) +{ + static char pbcfg[6][6] = { + {7, 7, 7, 7, 7, 7}, {7, 7, 7, 7, 7, 7}, {2, 2, 3, 7, 7, 7}, + {1, 2, 3, 4, 7, 7}, {7, 7, 7, 7, 7, 7}, {2, 3, 3, 4, 5, 6} + }; + int pbselect; + int cmp, i; + long num_pb = __raw_readl(drvdata->sfrbases[idx] + REG_PB_INFO) & + ((1 << 8) - 1); + + if (nbufs > num_pb) + nbufs = num_pb; /* ignoring the rest of buffers */ + + for (i = 0; i < nbufs; i++) + drvdata->pbufs[i] = prefbuf[i]; + drvdata->num_pbufs = nbufs; + + cmp = __sysmmu_sort_prefbuf(drvdata->pbufs, nbufs, true); + + pbselect = num_pb - nbufs; + if (num_pb == 6) { + if ((nbufs == 3) && (cmp == 1)) + pbselect = 4; + else if (nbufs < 3) + pbselect = 5; + } else if ((num_pb == 3) && (nbufs < 3)) { + pbselect = 1; + } + + __raw_writel(pbselect, drvdata->sfrbases[idx] + REG_PB_LMM); + + /* Configure prefech buffers */ + for (i = 0; i < nbufs; i++) { + __raw_writel(i, drvdata->sfrbases[idx] + REG_PB_INDICATE); + __raw_writel(drvdata->pbufs[i].config | 1, + drvdata->sfrbases[idx] + REG_PB_CFG); + __sysmmu_set_prefbuf(drvdata->sfrbases[idx] + pbuf_offset[3], + drvdata->pbufs[i].base, drvdata->pbufs[i].size, 0); + } + + /* Disable prefetch buffers that is not set */ + for (cmp = pbcfg[num_pb - 1][nbufs - 1] - nbufs; cmp > 0; cmp--) { + __raw_writel(cmp + nbufs - 1, + drvdata->sfrbases[idx] + REG_PB_INDICATE); + __raw_writel(0, drvdata->sfrbases[idx] + REG_PB_CFG); + } +} + +static void (*func_set_pbuf[NUM_MINOR_OF_SYSMMU_V3]) + (struct sysmmu_drvdata *, int, int, struct sysmmu_prefbuf []) = { + __exynos_sysmmu_set_pbuf_ver31, + __exynos_sysmmu_set_pbuf_ver31, + __exynos_sysmmu_set_pbuf_ver32, + __exynos_sysmmu_set_pbuf_ver33, +}; + +void exynos_sysmmu_set_pbuf(struct device *dev, int nbufs, + struct sysmmu_prefbuf prefbuf[]) { struct device *sysmmu; + int nsfrs; + + if (WARN_ON(nbufs < 1)) + return; for_each_sysmmu(dev, sysmmu) { - int i; unsigned long flags; - struct sysmmu_drvdata *data = dev_get_drvdata(sysmmu); + struct sysmmu_drvdata *drvdata; - BUG_ON((base0 + size0) <= base0); - BUG_ON((size1 > 0) && ((base1 + size1) <= base1)); + drvdata = dev_get_drvdata(sysmmu); - spin_lock_irqsave(&data->lock, flags); - if (!is_sysmmu_active(data)) { - spin_unlock_irqrestore(&data->lock, flags); + spin_lock_irqsave(&drvdata->lock, flags); + if (!is_sysmmu_active(drvdata)) { + spin_unlock_irqrestore(&drvdata->lock, flags); continue; } - for (i = 0; i < data->nsfrs; i++) { - if (__sysmmu_version(data, i, NULL) == 3) { - if (!sysmmu_block(data->sfrbases[i])) - continue; - - if (size1 == 0) { - if (size0 <= SZ_128K) { - base1 = base0; - size1 = size0; - } else { - size1 = size0 - - ALIGN(size0 / 2, SZ_64K); - size0 = size0 - size1; - base1 = base0 + size0; - } - } + for (nsfrs = 0; nsfrs < drvdata->nsfrs; nsfrs++) { + unsigned int maj, min; + + maj = __sysmmu_version(drvdata, nsfrs, &min); - __sysmmu_set_prefbuf( - data->sfrbases[i], base0, size0, 0); - __sysmmu_set_prefbuf( - data->sfrbases[i], base1, size1, 1); + BUG_ON(min > 3); - sysmmu_unblock(data->sfrbases[i]); + if (sysmmu_block(drvdata->sfrbases[nsfrs])) { + func_set_pbuf[min](drvdata, nsfrs, + nbufs, prefbuf); + sysmmu_unblock(drvdata->sfrbases[nsfrs]); + } + } /* while (nsfrs < drvdata->nsfrs) */ + spin_unlock_irqrestore(&drvdata->lock, flags); + } +} + +static void __sysmmu_init_prefbuf(struct sysmmu_drvdata *drvdata, int idx, + int maj, int min) +{ + if (maj == 3) { + struct sysmmu_prefbuf pbuf[1] = { {0, ~0} }; + + func_set_pbuf[min](drvdata, idx, 1, pbuf); + } +} + +static void __sysmmu_restore_state(struct sysmmu_drvdata *drvdata) +{ + int i, min; + + for (i = 0; i < drvdata->nsfrs; i++) { + if (__sysmmu_version(drvdata, i, &min) == 3) { + if (sysmmu_block(drvdata->sfrbases[i])) { + func_set_pbuf[min](drvdata, i, + drvdata->num_pbufs, drvdata->pbufs); + sysmmu_unblock(drvdata->sfrbases[i]); } } - spin_unlock_irqrestore(&data->lock, flags); } } @@ -500,7 +743,7 @@ static void __sysmmu_enable_nocount(struct sysmmu_drvdata *drvdata) for (i = 0; i < drvdata->nsfrs; i++) { int maj, min; - unsigned long cfg = 1; + unsigned long cfg = CFG_LRU | CFG_QOS(15); __sysmmu_set_ptbase(drvdata->sfrbases[i], drvdata->pgtable); @@ -508,15 +751,15 @@ static void __sysmmu_enable_nocount(struct sysmmu_drvdata *drvdata) call to __sysmmu_init_prefbuf() */ maj = __sysmmu_version(drvdata, i, &min); if (maj == 3) { - /* System MMU version is 3.x */ - __raw_writel((1 << 12) | (2 << 28), - drvdata->sfrbases[i] + REG_MMU_CFG); - __sysmmu_set_prefbuf(drvdata->sfrbases[i], 0, -1, 0); - __sysmmu_set_prefbuf(drvdata->sfrbases[i], 0, -1, 1); + cfg |= CFG_SHAREABLE; + if (min == 2) + cfg |= CFG_FLPDCACHE | CFG_SYSSEL; } __raw_writel(cfg, drvdata->sfrbases[i] + REG_MMU_CFG); + __sysmmu_init_prefbuf(drvdata, i, maj, min); + __raw_writel(CTRL_ENABLE, drvdata->sfrbases[i] + REG_MMU_CTRL); } } @@ -900,6 +1143,7 @@ static int sysmmu_resume(struct device *dev) if (is_sysmmu_active(drvdata) && (!pm_runtime_enabled(dev) || drvdata->runtime_active)) { __sysmmu_enable_nocount(drvdata); + __sysmmu_restore_state(drvdata); } spin_unlock_irqrestore(&drvdata->lock, flags); return 0;