From patchwork Wed Sep 5 11:58:54 2012 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Ujfalusi X-Patchwork-Id: 1409101 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-process-083081@patchwork2.kernel.org Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) by patchwork2.kernel.org (Postfix) with ESMTP id 06A11DF28C for ; Wed, 5 Sep 2012 12:04:30 +0000 (UTC) Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.76 #1 (Red Hat Linux)) id 1T9EH3-0004qc-TO; Wed, 05 Sep 2012 12:00:02 +0000 Received: from na3sys009aog101.obsmtp.com ([74.125.149.67]) by merlin.infradead.org with smtps (Exim 4.76 #1 (Red Hat Linux)) id 1T9EG9-0004NF-8o for linux-arm-kernel@lists.infradead.org; Wed, 05 Sep 2012 11:59:06 +0000 Received: from mail-yw0-f44.google.com ([209.85.213.44]) (using TLSv1) by na3sys009aob101.postini.com ([74.125.148.12]) with SMTP ID DSNKUEc+h20LTsDfY2TzwX8HJgycigxDiQ8U@postini.com; Wed, 05 Sep 2012 04:59:05 PDT Received: by yhq56 with SMTP id 56so56129yhq.17 for ; Wed, 05 Sep 2012 04:59:03 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references :x-gm-message-state; bh=T8aO6Rz9X/4LikDc7pc+C2mmNV6PHZwztiNJ7ZLSOfo=; b=c/sdbHSD3djXXgFuKhTTU5zpVXFQo+gxhIZSPeOvoLOHkf0kpLfJPmztiZJ/k/RGyc Jy6qEspiGueK4MPuq3Qq3It/jf+ab5hEo/xWM3IbnT/g2lslrPHTYZfH/vJPrc/ecovO rZV3xzeyh9rNuvzc5GHJWu3phe7SElKIeu4ni2XpHP8fNiPAl5158/BrdZQv6MBRNGNp rPiwfLYuifwanIHRf7oMH8S2Xq/EqdYNPXfwySIkZYnu8D7HDPp+z1vbKF4Gc57IddjF FBfqnijptOsbqzEEaDolHOVvfLbfO18K0KbRk1zITrv0FMmRXKnBKm7CpEf9eN2iy2QL lXOw== Received: by 10.236.127.199 with SMTP id d47mr22872384yhi.11.1346846342832; Wed, 05 Sep 2012 04:59:02 -0700 (PDT) Received: from barack.emea.dhcp.ti.com (dragon.ti.com. [192.94.94.33]) by mx.google.com with ESMTPS id h8sm1450364ank.9.2012.09.05.04.59.00 (version=SSLv3 cipher=OTHER); Wed, 05 Sep 2012 04:59:02 -0700 (PDT) From: Peter Ujfalusi To: Tony Lindgren , Benoit Cousson Subject: [PATCH v3 6/8] ARM/dts: omap5: Add McBSP entries Date: Wed, 5 Sep 2012 14:58:54 +0300 Message-Id: <1346846336-27321-7-git-send-email-peter.ujfalusi@ti.com> X-Mailer: git-send-email 1.7.12 In-Reply-To: <1346846336-27321-1-git-send-email-peter.ujfalusi@ti.com> References: <1346846336-27321-1-git-send-email-peter.ujfalusi@ti.com> X-Gm-Message-State: ALoCoQlx3+ixc54VGFeubw9pulzL+wJPp4ngW3t5WP8I+jo/Ih1mDJ3aW62Lx0uE+kEmRZOx0AsZ X-Spam-Note: CRM114 invocation failed X-Spam-Score: -4.2 (----) X-Spam-Report: SpamAssassin version 3.3.2 on merlin.infradead.org summary: Content analysis details: (-4.2 points) pts rule name description ---- ---------------------- -------------------------------------------------- -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at http://www.dnswl.org/, medium trust [74.125.149.67 listed in list.dnswl.org] -0.0 SPF_PASS SPF: sender matches SPF record -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1% [score: 0.0000] Cc: devicetree-discuss@lists.ozlabs.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: linux-arm-kernel-bounces@lists.infradead.org Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org Create the sections describing the McBSP ports to be able to use them via DT. Signed-off-by: Peter Ujfalusi --- arch/arm/boot/dts/omap5.dtsi | 36 ++++++++++++++++++++++++++++++++++++ 1 file changed, 36 insertions(+) diff --git a/arch/arm/boot/dts/omap5.dtsi b/arch/arm/boot/dts/omap5.dtsi index 4c11ae1..aa97e93 100644 --- a/arch/arm/boot/dts/omap5.dtsi +++ b/arch/arm/boot/dts/omap5.dtsi @@ -251,5 +251,41 @@ compatible = "ti,omap4-keypad"; ti,hwmods = "kbd"; }; + + mcbsp1: mcbsp@40122000 { + compatible = "ti,omap4-mcbsp"; + reg = <0x40122000 0xff>, /* MPU private access */ + <0x49022000 0xff>; /* L3 Interconnect */ + reg-names = "mpu", "dma"; + interrupts = <0 17 0x4>; + interrupt-names = "common"; + interrupt-parent = <&gic>; + ti,buffer-size = <128>; + ti,hwmods = "mcbsp1"; + }; + + mcbsp2: mcbsp@40124000 { + compatible = "ti,omap4-mcbsp"; + reg = <0x40124000 0xff>, /* MPU private access */ + <0x49024000 0xff>; /* L3 Interconnect */ + reg-names = "mpu", "dma"; + interrupts = <0 22 0x4>; + interrupt-names = "common"; + interrupt-parent = <&gic>; + ti,buffer-size = <128>; + ti,hwmods = "mcbsp2"; + }; + + mcbsp3: mcbsp@40126000 { + compatible = "ti,omap4-mcbsp"; + reg = <0x40126000 0xff>, /* MPU private access */ + <0x49026000 0xff>; /* L3 Interconnect */ + reg-names = "mpu", "dma"; + interrupts = <0 23 0x4>; + interrupt-names = "common"; + interrupt-parent = <&gic>; + ti,buffer-size = <128>; + ti,hwmods = "mcbsp3"; + }; }; };