| Message ID | 1365435688-4179-2-git-send-email-jagarwal@nvidia.com (mailing list archive) |
|---|---|
| State | New, archived |
| Headers | show |
On 04/08/2013 09:41 AM, Jay Agarwal wrote: > Signed-off-by: Jay Agarwal <jagarwal@nvidia.com> Your s-o-b line should be below the patch description, not above it. Please see Documentation/SubmittingPatches. I also don't see a --- line between the patch description and diffstat. How are you generating these patch emails? Please see our internal wiki, or other git documentation. > diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi > - clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml"; > + clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml0"; Can you please explain more about this change? I see the Tegra clock driver provides both a "cml0" and a "cml1" clock. Are both of those used for PCIe? If so, then why doesn't the driver and this DT change include both cml0 and cml1? If not, then please note that the clock-names property doesn't have to match the name of the clock at the clock provider. This property names the clock inputs to the HW module. Hence, if the PCIe module only uses a single CML clock, it can quite legitimately name its clock input just "cml" rather than "cml0". In this case, you wouldn't need to make this change to the DT.
On Mon, Apr 08, 2013 at 08:27:00PM +0200, Stephen Warren wrote: > On 04/08/2013 09:41 AM, Jay Agarwal wrote: > > Signed-off-by: Jay Agarwal <jagarwal@nvidia.com> > > Your s-o-b line should be below the patch description, not above it. > Please see Documentation/SubmittingPatches. > > I also don't see a --- line between the patch description and diffstat. > How are you generating these patch emails? Please see our internal wiki, > or other git documentation. > > > diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi > > > - clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml"; > > + clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml0"; > > Can you please explain more about this change? > > I see the Tegra clock driver provides both a "cml0" and a "cml1" clock. > Are both of those used for PCIe? > cml0 is used for pcie and cml1 is used for sata. Cheers, Peter.
On 04/09/2013 02:30 AM, Peter De Schrijver wrote: > On Mon, Apr 08, 2013 at 08:27:00PM +0200, Stephen Warren wrote: >> On 04/08/2013 09:41 AM, Jay Agarwal wrote: >>> Signed-off-by: Jay Agarwal <jagarwal@nvidia.com> >> >> Your s-o-b line should be below the patch description, not above it. >> Please see Documentation/SubmittingPatches. >> >> I also don't see a --- line between the patch description and diffstat. >> How are you generating these patch emails? Please see our internal wiki, >> or other git documentation. >> >>> diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi >> >>> - clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml"; >>> + clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml0"; >> >> Can you please explain more about this change? >> >> I see the Tegra clock driver provides both a "cml0" and a "cml1" clock. >> Are both of those used for PCIe? >> > > cml0 is used for pcie and cml1 is used for sata. OK, so the PCIe drivers' clock-names property may as well contain just cml then. Same for SATA. The clock name at the provider isn't relevant.
> On Mon, Apr 08, 2013 at 08:27:00PM +0200, Stephen Warren wrote: > > On 04/08/2013 09:41 AM, Jay Agarwal wrote: > > > Signed-off-by: Jay Agarwal <jagarwal@nvidia.com> > > > > Your s-o-b line should be below the patch description, not above it. > > Please see Documentation/SubmittingPatches. > > > > I also don't see a --- line between the patch description and diffstat. > > How are you generating these patch emails? Please see our internal > > wiki, or other git documentation. > > > > > diff --git a/arch/arm/boot/dts/tegra30.dtsi > > > b/arch/arm/boot/dts/tegra30.dtsi > > > > > - clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml"; > > > + clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml0"; > > > > Can you please explain more about this change? > > > > I see the Tegra clock driver provides both a "cml0" and a "cml1" clock. > > Are both of those used for PCIe? > > > > cml0 is used for pcie and cml1 is used for sata. > [>] Yes correct.
diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi index 5a270ff..289ef93 100644 --- a/arch/arm/boot/dts/tegra30.dtsi +++ b/arch/arm/boot/dts/tegra30.dtsi @@ -124,7 +124,7 @@ reg-names = "pads", "afi", "cs"; interrupts = <0 98 0x04 /* controller interrupt */ 0 99 0x04>; /* MSI interrupt */ - + interrupt-names = "intr", "msi"; bus-range = <0x00 0xff>; #address-cells = <3>; #size-cells = <2>; @@ -132,13 +132,13 @@ ranges = <0x82000000 0 0x00000000 0x00000000 0 0x00001000 /* port 0 configuration space */ 0x82000000 0 0x00001000 0x00001000 0 0x00001000 /* port 1 configuration space */ 0x82000000 0 0x00004000 0x00004000 0 0x00001000 /* port 2 configuration space */ - 0x81000000 0 0 0x02000000 0 0x00010000 /* downstream I/O */ + 0x81000000 0 0 0x02000000 0 0x00100000 /* downstream I/O */ 0x82000000 0 0x20000000 0x20000000 0 0x10000000 /* non-prefetchable memory */ 0xc2000000 0 0x30000000 0x30000000 0 0x10000000>; /* prefetchable memory */ clocks = <&tegra_car 70>, <&tegra_car 72>, <&tegra_car 74>, <&tegra_car 118>, <&tegra_car 215>; - clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml"; + clock-names = "pex", "afi", "pcie_xclk", "pll_e", "cml0"; status = "disabled"; pci@1,0 {
Signed-off-by: Jay Agarwal <jagarwal@nvidia.com> - Add interrupt-names property - Correct downstream I/O size - Correct cml clock name for tegra30 - Based on git://gitorious.org/thierryreding/linux.git arch/arm/boot/dts/tegra30.dtsi | 6 +++--- 1 files changed, 3 insertions(+), 3 deletions(-)