Message ID | 1382601233-24253-7-git-send-email-mpa@pengutronix.de (mailing list archive) |
---|---|
State | New, archived |
Headers | show |
> Enable pinctrl for phycore devices. > > Signed-off-by: Markus Pargmann <mpa@pengutronix.de> > Acked-by: Sascha Hauer <s.hauer@pengutronix.de> ... > diff --git a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts > index 4ec402c..3dbdb5e 100644 > --- a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts > +++ b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts ... > &uart1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_uart1_1 &pinctrl_uart1_rtscts_1>; > status = "okay"; > }; No. Please put RTS & CTS pins into RDK. There are no hardware dependencies for SOM. ---
On Thu, Oct 24, 2013 at 12:30:24PM +0400, Alexander Shiyan wrote: > > Enable pinctrl for phycore devices. > > > > Signed-off-by: Markus Pargmann <mpa@pengutronix.de> > > Acked-by: Sascha Hauer <s.hauer@pengutronix.de> > ... > > diff --git a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts > > index 4ec402c..3dbdb5e 100644 > > --- a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts > > +++ b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts > ... > > &uart1 { > > + pinctrl-names = "default"; > > + pinctrl-0 = <&pinctrl_uart1_1 &pinctrl_uart1_rtscts_1>; > > status = "okay"; > > }; > > No. Please put RTS & CTS pins into RDK. There are no hardware dependencies for SOM. Okay, I will move both uarts into rdk. Thanks, Markus
diff --git a/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts b/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts index 0fc6551..9bedd2f 100644 --- a/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts +++ b/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts @@ -33,6 +33,8 @@ &uart2 { fsl,uart-has-rtscts; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2_1 &pinctrl_uart2_rtscts_1>; status = "okay"; }; diff --git a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts index 4ec402c..3dbdb5e 100644 --- a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts +++ b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts @@ -135,11 +135,15 @@ &fec { phy-reset-gpios = <&gpio3 30 0>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec1_1>; status = "okay"; }; &i2c2 { clock-frequency = <400000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2_1>; status = "okay"; at24@52 { @@ -166,6 +170,8 @@ }; &uart1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart1_1 &pinctrl_uart1_rtscts_1>; status = "okay"; };