From patchwork Tue Sep 16 22:33:43 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Inamdar X-Patchwork-Id: 4921261 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id E1AFFBEEA5 for ; Tue, 16 Sep 2014 22:37:54 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id E7E5B201E4 for ; Tue, 16 Sep 2014 22:37:53 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D2141201DD for ; Tue, 16 Sep 2014 22:37:52 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1XU1Kk-0006bx-Gj; Tue, 16 Sep 2014 22:34:50 +0000 Received: from exprod5og107.obsmtp.com ([64.18.0.184]) by bombadil.infradead.org with smtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1XU1KY-0006UT-6W for linux-arm-kernel@lists.infradead.org; Tue, 16 Sep 2014 22:34:39 +0000 Received: from mail-pa0-f42.google.com ([209.85.220.42]) (using TLSv1) by exprod5ob107.postini.com ([64.18.4.12]) with SMTP ID DSNKVBi67WRA8Pye50E4gEqG0Tp9mw2V2dAk@postini.com; Tue, 16 Sep 2014 15:34:38 PDT Received: by mail-pa0-f42.google.com with SMTP id lj1so714131pab.15 for ; Tue, 16 Sep 2014 15:34:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=37qvTMjSQJjn0gulSwact06xiNyiH5AsaB6O03ycxTI=; b=EC//HF1hS9pEFMs/dnZkS58LJBa/JCMYAi7ca3+xzx2BVQC5RIC4b85b50oj+iw9+l fNhRm+m+j1nFJMKI8N3XaTgBiwitXyYCniOF8NFXuvboP7am+ogNKjfbBaSywU1ETo/e zl7HSj7KA4BnMwjkaUNz6JTddgwsC+EP/lF4t+zWCv1bZeQ49y9zHzAOmF4gavU/REya YDLHXNlGVtrdCrv2B7orAcwH+yi1WnkH20MaDL9waH6EWcjQQyWDabAc/k1/ZWFLnRol 77AfrYkUZYa0Z6ZvGxiWrwX+2zIdImI9k6n6FZ0k4Xcm3xwvvQtv0QTmtWdDr2TrVie9 hipw== X-Gm-Message-State: ALoCoQnKwmenLfFZQwQeGWj1X1WCbKqUbONP0qDp7V6DpcgNFTqHLb6gIP4MVcgmQ4HaJPEm0I9nCkrwyvbozZj1e+s0dHBDL9hbkEXSCgea+GET2gB4bGWtvOL+S1rMuZgXQ/AinM+tvgO3RvaB3etih4dJA/y94xU2p2KPtdAHtF/mvQLcleo= X-Received: by 10.66.65.130 with SMTP id x2mr53224107pas.79.1410906860830; Tue, 16 Sep 2014 15:34:20 -0700 (PDT) X-Received: by 10.66.65.130 with SMTP id x2mr53224093pas.79.1410906860737; Tue, 16 Sep 2014 15:34:20 -0700 (PDT) Received: from svdclab-13-11.amcc.com (67-207-112-226.static.wiline.com. [67.207.112.226]) by mx.google.com with ESMTPSA id f12sm11086269pdl.94.2014.09.16.15.34.18 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 16 Sep 2014 15:34:19 -0700 (PDT) From: Tanmay Inamdar To: Bjorn Helgaas , Arnd Bergmann , Jason Gunthorpe , Grant Likely , Rob Herring , Catalin Marinas , Rob Landley , Liviu Dudau Subject: [PATCH v9 3/4] dt-bindings: pci: xgene pcie device tree bindings Date: Tue, 16 Sep 2014 15:33:43 -0700 Message-Id: <1410906824-9321-4-git-send-email-tinamdar@apm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1410906824-9321-1-git-send-email-tinamdar@apm.com> References: <1410906824-9321-1-git-send-email-tinamdar@apm.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20140916_153438_319075_89FE7C0C X-CRM114-Status: GOOD ( 10.83 ) X-Spam-Score: -2.3 (--) Cc: devicetree@vger.kernel.org, linux-doc@vger.kernel.org, linux-pci@vger.kernel.org, patches@apm.com, linux-kernel@vger.kernel.org, Tanmay Inamdar , jcm@redhat.com, linux-arm-kernel@lists.infradead.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds the bindings for X-Gene PCIe driver. The driver resides under 'drivers/pci/host/pci-xgene.c' file. Signed-off-by: Tanmay Inamdar --- .../devicetree/bindings/pci/xgene-pci.txt | 57 ++++++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/xgene-pci.txt diff --git a/Documentation/devicetree/bindings/pci/xgene-pci.txt b/Documentation/devicetree/bindings/pci/xgene-pci.txt new file mode 100644 index 0000000..1070b06 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/xgene-pci.txt @@ -0,0 +1,57 @@ +* AppliedMicro X-Gene PCIe interface + +Required properties: +- device_type: set to "pci" +- compatible: should contain "apm,xgene-pcie" to identify the core. +- reg: A list of physical base address and length for each set of controller + registers. Must contain an entry for each entry in the reg-names + property. +- reg-names: Must include the following entries: + "csr": controller configuration registers. + "cfg": pcie configuration space registers. +- #address-cells: set to <3> +- #size-cells: set to <2> +- ranges: ranges for the outbound memory, I/O regions. +- dma-ranges: ranges for the inbound memory regions. +- #interrupt-cells: set to <1> +- interrupt-map-mask and interrupt-map: standard PCI properties + to define the mapping of the PCIe interface to interrupt + numbers. +- clocks: from common clock binding: handle to pci clock. + +Optional properties: +- status: Either "ok" or "disabled". +- dma-coherent: Present if dma operations are coherent + +Example: + +SoC specific DT Entry: + + pcie0: pcie@1f2b0000 { + status = "disabled"; + device_type = "pci"; + compatible = "apm,xgene-storm-pcie", "apm,xgene-pcie"; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + reg = < 0x00 0x1f2b0000 0x0 0x00010000 /* Controller registers */ + 0xe0 0xd0000000 0x0 0x00040000>; /* PCI config space */ + reg-names = "csr", "cfg"; + ranges = <0x01000000 0x00 0x00000000 0xe0 0x10000000 0x00 0x00010000 /* io */ + 0x02000000 0x00 0x80000000 0xe1 0x80000000 0x00 0x80000000>; /* mem */ + dma-ranges = <0x42000000 0x80 0x00000000 0x80 0x00000000 0x00 0x80000000 + 0x42000000 0x00 0x00000000 0x00 0x00000000 0x80 0x00000000>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0xc2 0x1 + 0x0 0x0 0x0 0x2 &gic 0x0 0xc3 0x1 + 0x0 0x0 0x0 0x3 &gic 0x0 0xc4 0x1 + 0x0 0x0 0x0 0x4 &gic 0x0 0xc5 0x1>; + dma-coherent; + clocks = <&pcie0clk 0>; + }; + + +Board specific DT Entry: + &pcie0 { + status = "ok"; + };