From patchwork Thu May 7 15:12:03 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: dinguyen@opensource.altera.com X-Patchwork-Id: 6359041 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork2.web.kernel.org (Postfix) with ESMTP id A98A6BEEE1 for ; Thu, 7 May 2015 15:22:09 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id CFA252034B for ; Thu, 7 May 2015 15:22:08 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id EB21620320 for ; Thu, 7 May 2015 15:22:07 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1YqNa0-00033D-S3; Thu, 07 May 2015 15:19:16 +0000 Received: from mail-bl2on0070.outbound.protection.outlook.com ([65.55.169.70] helo=na01-bl2-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1YqNYu-0002HH-15 for linux-arm-kernel@lists.infradead.org; Thu, 07 May 2015 15:18:09 +0000 Received: from BL2PR03MB146.namprd03.prod.outlook.com (10.255.230.18) by BL2PR03MB419.namprd03.prod.outlook.com (10.141.92.18) with Microsoft SMTP Server (TLS) id 15.1.160.10; Thu, 7 May 2015 15:17:43 +0000 Received: from CH1PR03CA005.namprd03.prod.outlook.com (10.255.156.150) by BL2PR03MB146.namprd03.prod.outlook.com (10.255.230.18) with Microsoft SMTP Server (TLS) id 15.1.148.16; Thu, 7 May 2015 15:17:42 +0000 Received: from BN1BFFO11FD032.protection.gbl (10.255.156.132) by CH1PR03CA005.outlook.office365.com (10.255.156.150) with Microsoft SMTP Server (TLS) id 15.1.154.19 via Frontend Transport; Thu, 7 May 2015 15:17:41 +0000 Authentication-Results: spf=fail (sender IP is 66.35.236.227) smtp.mailfrom=opensource.altera.com; codeaurora.org; dkim=none (message not signed) header.d=none; Received-SPF: Fail (protection.outlook.com: domain of opensource.altera.com does not designate 66.35.236.227 as permitted sender) receiver=protection.outlook.com; client-ip=66.35.236.227; helo=sj-itexedge03.altera.priv.altera.com; Received: from sj-itexedge03.altera.priv.altera.com (66.35.236.227) by BN1BFFO11FD032.mail.protection.outlook.com (10.58.144.95) with Microsoft SMTP Server (TLS) id 15.1.160.8 via Frontend Transport; Thu, 7 May 2015 15:17:39 +0000 Received: from na01-by2-obe.outbound.protection.outlook.com (207.46.163.236) by webmail.altera.com (66.35.236.227) with Microsoft SMTP Server (TLS) id 14.3.174.1; Thu, 7 May 2015 08:15:46 -0700 Authentication-Results: codeaurora.org; dkim=none (message not signed) header.d=none; Received: from linux-builds1.altera.com (64.129.157.38) by BN3PR03MB1366.namprd03.prod.outlook.com (10.163.34.152) with Microsoft SMTP Server (TLS) id 15.1.154.19; Thu, 7 May 2015 15:17:30 +0000 From: To: , Subject: [PATCHv3 4/4] Documentation: DT bindings: document the clocks for Arria10 Date: Thu, 7 May 2015 10:12:03 -0500 Message-ID: <1431011523-10049-5-git-send-email-dinguyen@opensource.altera.com> X-Mailer: git-send-email 2.2.1 In-Reply-To: <1431011523-10049-1-git-send-email-dinguyen@opensource.altera.com> References: <1431011523-10049-1-git-send-email-dinguyen@opensource.altera.com> MIME-Version: 1.0 X-Originating-IP: [64.129.157.38] X-ClientProxiedBy: BN1PR02CA0026.namprd02.prod.outlook.com (10.141.56.26) To BN3PR03MB1366.namprd03.prod.outlook.com (25.163.34.152) X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:; SRVR:BN3PR03MB1366; UriScan:; BCL:0; PCL:0; RULEID:; SRVR:BL2PR03MB146; UriScan:; BCL:0; PCL:0; RULEID:; SRVR:BL2PR03MB419; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:;UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(5005006)(3002001); SRVR:BN3PR03MB1366; BCL:0; PCL:0; RULEID:; SRVR:BN3PR03MB1366; BCL:0; PCL:0; RULEID:(601004)(5005006)(3002001); SRVR:BL2PR03MB146; BCL:0; PCL:0; RULEID:; SRVR:BL2PR03MB146; X-Forefront-PRVS: 056929CBB8 X-Forefront-Antispam-Report-Untrusted: SFV:NSPM; SFS:(10009020)(6009001)(50986999)(48376002)(76176999)(229853001)(33646002)(189998001)(19580405001)(19580395003)(50226001)(50466002)(42186005)(53416004)(77096005)(47776003)(40100003)(66066001)(62966003)(77156002)(92566002)(122386002)(5001770100001)(5001960100002)(86362001)(5001920100001)(86152002)(107886002)(2950100001)(87976001)(46102003)(4001430100001); DIR:OUT; SFP:1101; SCL:1; SRVR:BN3PR03MB1366; H:linux-builds1.altera.com; FPR:; SPF:None; MLV:sfv; LANG:en; X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN3PR03MB1366 X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: BN1BFFO11FD032.protection.gbl X-Forefront-Antispam-Report: CIP:66.35.236.227; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(339900001)(189002)(199003)(229853001)(33646002)(92566002)(5001770100001)(81156007)(105606002)(76176999)(106466001)(50986999)(16796002)(47776003)(66066001)(87936001)(53416004)(107886002)(50466002)(48376002)(50226001)(86362001)(6806004)(19580395003)(85426001)(19580405001)(86152002)(77156002)(77096005)(2950100001)(5001920100001)(46102003)(62966003)(5001960100002)(122386002)(189998001)(40100003)(7099028)(4001430100001); DIR:OUT; SFP:1101; SCL:1; SRVR:BL2PR03MB146; H:sj-itexedge03.altera.priv.altera.com; FPR:; SPF:Fail; MLV:ovrnspm; MX:3; A:0; PTR:InfoDomainNonexistent; LANG:en; X-Forefront-PRVS: 056929CBB8 X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 May 2015 15:17:39.9787 (UTC) X-MS-Exchange-CrossTenant-Id: fbd72e03-d4a5-4110-adce-614d51f2077a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=fbd72e03-d4a5-4110-adce-614d51f2077a; Ip=[66.35.236.227]; Helo=[sj-itexedge03.altera.priv.altera.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL2PR03MB146 X-OriginatorOrg: opensource.altera.com X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20150507_081808_311352_3ABA8BDF X-CRM114-Status: UNSURE ( 9.61 ) X-CRM114-Notice: Please train this message. X-Spam-Score: -0.0 (/) Cc: mark.rutland@arm.com, dinh.linux@gmail.com, pawel.moll@arm.com, ijc+devicetree@hellion.org.uk, linux-kernel@vger.kernel.org, robh+dt@kernel.org, galak@codeaurora.org, Dinh Nguyen , linux-arm-kernel@lists.infradead.org X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Dinh Nguyen Update the bindings document for the clocks on the SoCFPGA Arria10 platform. Also fix up a spelling error for the "altr,socfpga-perip-clk". Signed-off-by: Dinh Nguyen --- .../devicetree/bindings/clock/altr_socfpga.txt | 17 +++++++++++------ 1 file changed, 11 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/altr_socfpga.txt b/Documentation/devicetree/bindings/clock/altr_socfpga.txt index f72e80e..317e9cc 100644 --- a/Documentation/devicetree/bindings/clock/altr_socfpga.txt +++ b/Documentation/devicetree/bindings/clock/altr_socfpga.txt @@ -7,11 +7,15 @@ This binding uses the common clock binding[1]. Required properties: - compatible : shall be one of the following: "altr,socfpga-pll-clock" - for a PLL clock - "altr,socfpga-perip-clock" - The peripheral clock divided from the + "altr,socfpga-perip-clk" - The peripheral clock divided from the PLL clock. "altr,socfpga-gate-clk" - Clocks that directly feed peripherals and can get gated. - + "altr,socfpga-a10-pll-clock" - for a PLL clock on the Arria10. + "altr,socfpga-a10-perip-clk" - The peripheral clock divided from the + PLL clock on the Arria10. + "altr,socfpga-a10-gate-clk" - Clocks that directly feed peripherals and + can be gated. - reg : shall be the control register offset from CLOCK_MANAGER's base for the clock. - clocks : shall be the input parent clock phandle for the clock. This is either an oscillator or a pll output. @@ -19,10 +23,11 @@ Required properties: Optional properties: - fixed-divider : If clocks have a fixed divider value, use this property. -- clk-gate : For "socfpga-gate-clk", clk-gate contains the gating register - and the bit index. -- div-reg : For "socfpga-gate-clk" and "socfpga-periph-clock", div-reg contains - the divider register, bit shift, and width. +- clk-gate : For "socfpga-gate-clk" and "altr,socfpga-a10-gate-clk", clk-gate + contains the gating register and the bit index. +- div-reg : For "socfpga-gate-clk", "socfpga-perip-clk", + "altr,socfpga-a10-gate-clk", and "altr,socfpga-a10-perip-clk", div-reg + contains the divider register, bit shift, and width. - clk-phase : For the sdmmc_clk, contains the value of the clock phase that controls the SDMMC CIU clock. The first value is the clk_sample(smpsel), and the second value is the cclk_in_drv(drvsel). The clk-phase is used to enable the correct