From patchwork Tue Sep 1 10:30:05 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ley Foon Tan X-Patchwork-Id: 7104731 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 22472BEEC1 for ; Tue, 1 Sep 2015 10:33:32 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 80259205BB for ; Tue, 1 Sep 2015 10:33:29 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CF95A205B5 for ; Tue, 1 Sep 2015 10:33:27 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1ZWiqL-00080W-BV; Tue, 01 Sep 2015 10:31:09 +0000 Received: from mail-by2on0080.outbound.protection.outlook.com ([207.46.100.80] helo=na01-by2-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1ZWiqH-0007qb-KU for linux-arm-kernel@lists.infradead.org; Tue, 01 Sep 2015 10:31:07 +0000 Received: from BY2PR03CA061.namprd03.prod.outlook.com (10.141.249.34) by BN1PR03MB037.namprd03.prod.outlook.com (10.255.225.145) with Microsoft SMTP Server (TLS) id 15.1.231.21; Tue, 1 Sep 2015 10:30:43 +0000 Received: from BY2FFO11FD038.protection.gbl (2a01:111:f400:7c0c::137) by BY2PR03CA061.outlook.office365.com (2a01:111:e400:2c5d::34) with Microsoft SMTP Server (TLS) id 15.1.256.15 via Frontend Transport; Tue, 1 Sep 2015 10:30:42 +0000 Authentication-Results: spf=softfail (sender IP is 66.35.236.227) smtp.mailfrom=altera.com; vger.kernel.org; dkim=none (message not signed) header.d=none; vger.kernel.org; dmarc=none action=none header.from=altera.com; Received-SPF: SoftFail (protection.outlook.com: domain of transitioning altera.com discourages use of 66.35.236.227 as permitted sender) Received: from sj-itexedge03.altera.priv.altera.com (66.35.236.227) by BY2FFO11FD038.mail.protection.outlook.com (10.1.14.223) with Microsoft SMTP Server (TLS) id 15.1.256.10 via Frontend Transport; Tue, 1 Sep 2015 10:30:42 +0000 Received: from sj-mail01.altera.com (137.57.1.6) by webmail.altera.com (66.35.236.227) with Microsoft SMTP Server (TLS) id 14.3.174.1; Tue, 1 Sep 2015 03:29:47 -0700 Received: from leyfoon-vm (pg-lftan-l.altera.com [137.57.103.123]) by sj-mail01.altera.com (8.13.7+Sun/8.13.7) with SMTP id t81AUXoX012516; Tue, 1 Sep 2015 03:30:35 -0700 (PDT) Received: by leyfoon-vm (sSMTP sendmail emulation); Tue, 01 Sep 2015 18:30:33 +0800 From: Ley Foon Tan To: Bjorn Helgaas , Russell King , Marc Zyngier Subject: [PATCH v6 3/6] pci:host: Add Altera PCIe host controller driver Date: Tue, 1 Sep 2015 18:30:05 +0800 Message-ID: <1441103408-8433-4-git-send-email-lftan@altera.com> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1441103408-8433-1-git-send-email-lftan@altera.com> References: <1441103408-8433-1-git-send-email-lftan@altera.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BY2FFO11FD038; 1:OPUdtO22ulfxCkgDLMDX7jFRk6iKdesayAWFPRn5EqxJkkoL/JrF+en32Bh6t5geyT+P+LRVD3egq3OEC4KhvvkqhTEFLvgI4a7O7dgo17imSiKqicTeGtCEe9eCmTef9KurrMXgCROID9m4WawLbf0azua8wde6uTtpUbHzhB7cqQnGG1GvTmTg54QKsMC2QzZyurpQPRt4GXK+gFGnRgKfoIR3A/k8MyUJ6TVkxxW6tS/+3LFc0NKKxhuDdqsC+eTzApLd9br6jNMoGDTfXtLDN4QkGNS/KPRQEp0CIQ/3KREKt4m3RKT7diG+89OVlWJ3qKwoyA/k/Ek6jEbX12KKIuS323b2F2hDLChEiFGyZh92CEuSKzFdLbn30rSqj0b1InijSjGTCeIhGiM0rumuwVVP20qjCsM+H9Gq1xc= X-Forefront-Antispam-Report: CIP:66.35.236.227; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(2980300002)(3050300001)(189002)(199003)(87936001)(48376002)(50466002)(86362001)(105596002)(64706001)(62966003)(77156002)(76176999)(47776003)(2950100001)(5890100001)(50986999)(15975445007)(50226001)(68736005)(4001540100001)(5001830100001)(5001960100002)(5001860100001)(97736004)(42186005)(33646002)(106466001)(189998001)(92566002)(81156007)(229853001)(5001770100001)(19580395003)(36756003)(19580405001)(6806004)(5003940100001)(46102003)(5007970100001)(7099028)(2004002); DIR:OUT; SFP:1101; SCL:1; SRVR:BN1PR03MB037; H:sj-itexedge03.altera.priv.altera.com; FPR:; SPF:SoftFail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BN1PR03MB037; 2:LgIKZM61lkplVa0ZvSwMUgBcg71Qm6riDbwC5ga2I/9nHuC7sXTMUkpsCLVeq4cMdugUWjVTopkcZUHwjLQlJORA+mgWEkGsWPNsi7tzsOfpTRYU4PBwbAvSqLKUcV7a319A235EO3/lRE9d+xRkSqVAS1gO2lttVKdpdJojNes=; 3:SziotiYTmTpJV9saiTv1uctgits/6o/p8x+dO1KXNc9j4P7M+rmji1CFZ3CvVSz2ejQvDV4L+C1a5cvtbcPHXwH+Lgay4+M6daa8Bhh9DzF5DTKE3T6LY6qvODfbzsNrShU2bt/Z08lPLMMH3T20ko73JR4tpUbTjir/GOYHLwKKQnO+JGxIhAwGLKC3tYaJ/DOsiwSZoskTe8hALwIsvnFvwKUbAMrpHd0ft/tIG6Y=; 25:Qc1lbVW3/YwmaB3tN9AXJ3OuDuqj/P1WQ1vacPu2htf0rnwYlg96hkskLn3YcL6TF4dTLXsgdz0gHBHzAmxsqhFIc8gJXfHKWB7QJklKcYV0IRzytvHgxCq0cFqBUDO1S25cQdRf0G+0p4JGihcaOFGyMYG0Z4dN7W2Cc+uemoLZktPsFJa82RLC9sKy7vg+SAZQFmdj6uIjLOlfIFa83zzw3JWVAkwNJMinq7Hc+D5SBa/30LCgRVCaAUNuz6Hvdjg83MYRpGp4yNL1eyBhfQ==; 20:OyaEkBdscgHkzl+PCRTZiQ8trBX1ljmHKGhA2EK2zrYQV8WtDXKP/4x8KOWmr8TAK+k59SRdt7vnEyhuADABohz7Pbnk1Q7vWdtOZ68XEJ9Say8ppHmGFIN+lD5HEZ4i1G0W4T5Izjne0uVLsBx+IiPnMZX18P0twoU55oGa9Sg= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN1PR03MB037; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(8121501046)(5005006)(3002001); SRVR:BN1PR03MB037; BCL:0; PCL:0; RULEID:; SRVR:BN1PR03MB037; X-Microsoft-Exchange-Diagnostics: 1; BN1PR03MB037; 4:inHCqH2cKkQc85LN1GM6X4FJ+PEDcEaa7sBy6hUJu+LMiLnxACjoljVxwDFRtGVRtTdh5XuohUZAVCqm/4NDIJm5zM8MedtNbZngCuRTqLDi3jB+uE345BuMljyvFsBaTdmHVZAnLa8Yf66Bwi8RPSl42sPqnWy87iSYlNo8a0mF8lMk3CuKhF1eGTwbFY1T8D/cq6eS3jAeWC8GYvsC/rRXSyeEJAlmW9KWjZ6tFqYRSAiodw/KoekqekNQTWnESwvwaWkIvSD9nQ34eI6l8Q6kDO8Luj7pPZPGNtJhIbQtH7fAeztNFMbYc3QhheBOjpvi9VRR99MdMiXyzgPwkg== X-Forefront-PRVS: 06860EDC7B X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN1PR03MB037; 23:QB8tPhM1wC7UoEsmSFCeSEfe/dwTm42qgJSZV7GMtV?= =?us-ascii?Q?pHtydHZFnFVCcWbvg8VbmWqoFbwWGs6SzyAAuAV6YT8FH3YDHNxPl+01sBx5?= =?us-ascii?Q?QyT5+Om8GyEK4hoi+sQxrkBIZyZ/SWZGQEz88vd07GuftIL4CnY6HykGv5xl?= =?us-ascii?Q?4N0faRmSks3iOaj116GPKUs0qKaQUGCkfQ1XIwNumXFLZTSBJ0RkxTVLVkTy?= =?us-ascii?Q?irDNZt/80Q6zSC6sTUC41s2fTU0qMihG+K0z13w8fp7mbawUZIeC6okMe+0L?= =?us-ascii?Q?Dz1Ml3qjwE6QuywGg4s/XdI3JXeabeaB77xLq6bTeEDTg0meYnU22i8SkrTr?= =?us-ascii?Q?bCkATJyahHeZsY/hmCIvWBT40/E8prAGubAqHCZj3HVZttJDtg9dFWEJ0/gi?= =?us-ascii?Q?jLybqqBmNQpIk7462sh4eoP00wX5yd4luwfn4tzwir93tGCURZqUz7XrfE+q?= =?us-ascii?Q?XSXjZGdJIMAoDM1+vm6MbvF9afoN6osdtsbs+9FuIEtUUJ8u2WK+A+tWfrw8?= =?us-ascii?Q?XcS0/imSdlBnFqiL6vChL6LWeBlwaTco+BFwo0Hjp5PqcKCW0oZluTo/iJqV?= =?us-ascii?Q?HaxNXfWYnGjtVfcsEpihiDNvkSMvgqKnZW6lekkddakf0zIByz3JpCzsHcfi?= =?us-ascii?Q?PBc015o859Nx24DnnN3B9EMybC2k37p8NuGn/cD2qeYKlvY5nJYNhNSIT+Dq?= =?us-ascii?Q?k0vAdAKPcalSPpjX0FYKXM2FBawew7d28WaT9IAAfuO3bsWacAeJIab1uLYx?= =?us-ascii?Q?xw9Qi9EmMuwj+4JgpxzGrIdIeGUmgZO3MDiPfW/mVQDidcGT72UvYmZBXsfJ?= =?us-ascii?Q?b6doEt+GX2+4Sws2Jd56+sBwj6vFL51UD3+nLnNv0TQ20Uqr6Wno4YRqzCAm?= =?us-ascii?Q?bGybRiS0BS7gDfdVCGfk/XGpo65WVwencv0ehSvoYIytSICDuOca2ESN3/Gx?= =?us-ascii?Q?x04mX3nr9H0IqYFZD/1HEcYG3JE3BSEjNNAMuHiHsosMqgc3h79+KJnQRnvD?= =?us-ascii?Q?MWqxaTelcHKhBUZyJCjHmhoFhuHWf5kC5WvGNKtBPl8T8Er+/xn1eG+gbi0j?= =?us-ascii?Q?33Fp5XxvUU4SS97I2j2csUjbZS4Sm6CjPC1ssbtC/4JigtGiF/FTAAYOYOha?= =?us-ascii?Q?Huq4+x0lGUAud9v1OXUAA6lYOg1ibSZSDkHOpy0TGec4PYxfkrSGgvlCSaG0?= =?us-ascii?Q?IFCTLvGjQPYxg=3D?= X-Microsoft-Exchange-Diagnostics: 1; BN1PR03MB037; 5:hrbaOURjKbse3hkFixAxjNRF96q38Fr7lWDM8imj6vVntF8Wh6kXASZebSf23Qqn7LFigliPqySF7sYIEhoaIv+R6HJwoTfkO1T43v5lWNOHAp4vmcWJD645MCoZb0wNgNPmJrDoMoJbF5g0xpPuhA==; 24:bFkWj8TCKF82N6Cc4XTZFogpiRdk1qvHtNnECq5azDxVaOZPenfBIB9zlh9CRwZW7LQ8B7PRA05fKJKf11RRQhwlgDWQcg3EJJLtRw7v/JY=; 20:5xxYKgjXOZjIn88Q4W2VhNqPQOnSMoaTY6QP4h5ylJLWPhaNNYPqKsi+IitV+N8Oiozsy4nWmpZcSvGvCKjcP7Q+ThxZPg3yXnFs2Z+VpZy1wRb2/4Bsvik1rvxcABmSGSk1o/lQOOgmHhbJkruQN9IaX+5UKs5Ramq8ffGjGHY= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: altera.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Sep 2015 10:30:42.0311 (UTC) X-MS-Exchange-CrossTenant-Id: fbd72e03-d4a5-4110-adce-614d51f2077a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=fbd72e03-d4a5-4110-adce-614d51f2077a; Ip=[66.35.236.227]; Helo=[sj-itexedge03.altera.priv.altera.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN1PR03MB037 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20150901_033105_846888_5752069D X-CRM114-Status: GOOD ( 21.39 ) X-Spam-Score: -1.9 (-) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , devicetree@vger.kernel.org, lftan.linux@gmail.com, Arnd Bergmann , linux-doc@vger.kernel.org, linux-pci@vger.kernel.org, Ian Campbell , linux-kernel@vger.kernel.org, Rob Herring , Pawel Moll , Kumar Gala , Ley Foon Tan , Dinh Nguyen , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAD_ENC_HEADER,BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds the Altera PCIe host controller driver. Signed-off-by: Ley Foon Tan --- drivers/pci/host/Kconfig | 8 + drivers/pci/host/Makefile | 1 + drivers/pci/host/pcie-altera.c | 593 +++++++++++++++++++++++++++++++++++++++++ 3 files changed, 602 insertions(+) create mode 100644 drivers/pci/host/pcie-altera.c diff --git a/drivers/pci/host/Kconfig b/drivers/pci/host/Kconfig index 675c2d1..43867d7 100644 --- a/drivers/pci/host/Kconfig +++ b/drivers/pci/host/Kconfig @@ -145,4 +145,12 @@ config PCIE_IPROC_BCMA Say Y here if you want to use the Broadcom iProc PCIe controller through the BCMA bus interface +config PCIE_ALTERA + tristate "Altera PCIe controller" + depends on ARCH_SOCFPGA + select PCI_DOMAINS + help + Say Y here if you want to enable PCIe controller support for Altera + SoCFPGA family of SoCs. + endmenu diff --git a/drivers/pci/host/Makefile b/drivers/pci/host/Makefile index 140d66f..6954f76 100644 --- a/drivers/pci/host/Makefile +++ b/drivers/pci/host/Makefile @@ -17,3 +17,4 @@ obj-$(CONFIG_PCI_VERSATILE) += pci-versatile.o obj-$(CONFIG_PCIE_IPROC) += pcie-iproc.o obj-$(CONFIG_PCIE_IPROC_PLATFORM) += pcie-iproc-platform.o obj-$(CONFIG_PCIE_IPROC_BCMA) += pcie-iproc-bcma.o +obj-$(CONFIG_PCIE_ALTERA) += pcie-altera.o diff --git a/drivers/pci/host/pcie-altera.c b/drivers/pci/host/pcie-altera.c new file mode 100644 index 0000000..f73c499 --- /dev/null +++ b/drivers/pci/host/pcie-altera.c @@ -0,0 +1,593 @@ +/* + * Copyright Altera Corporation (C) 2013-2015. All rights reserved + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define A2P_ADDR_MAP_LO0 0x1000 +#define A2P_ADDR_MAP_HI0 0x1004 +#define RP_TX_REG0 0x2000 +#define RP_TX_REG1 0x2004 +#define RP_TX_CNTRL 0x2008 +#define RP_TX_EOP 0x2 +#define RP_TX_SOP 0x1 +#define RP_RXCPL_STATUS 0x2010 +#define RP_RXCPL_EOP 0x2 +#define RP_RXCPL_SOP 0x1 +#define RP_RXCPL_REG0 0x2014 +#define RP_RXCPL_REG1 0x2018 +#define P2A_INT_STATUS 0x3060 +#define P2A_INT_STS_ALL 0xF +#define P2A_INT_ENABLE 0x3070 +#define P2A_INT_ENA_ALL 0xF +#define RP_LTSSM 0x3C64 +#define LTSSM_L0 0xF + +/* TLP configuration type 0 and 1 */ +#define TLP_FMTTYPE_CFGRD0 0x04 /* Configuration Read Type 0 */ +#define TLP_FMTTYPE_CFGWR0 0x44 /* Configuration Write Type 0 */ +#define TLP_FMTTYPE_CFGRD1 0x05 /* Configuration Read Type 1 */ +#define TLP_FMTTYPE_CFGWR1 0x45 /* Configuration Write Type 1 */ +#define TLP_PAYLOAD_SIZE 0x01 +#define TLP_READ_TAG 0x1D +#define TLP_WRITE_TAG 0x10 +#define TLP_CFG_DW0(fmttype) (((fmttype) << 24) | TLP_PAYLOAD_SIZE) +#define TLP_CFG_DW1(reqid, tag) (((reqid) << 16) | (tag << 8) | 0xF) +#define TLP_CFG_DW2(bus, devfn, offset) \ + (((bus) << 24) | ((devfn) << 16) | (offset)) +#define TLP_REQ_ID(bus, devfn) (((bus) << 8) | (devfn)) +#define TLP_COMPL_STATUS(hdr) (((hdr) & 0xE0) >> 13) +#define TLP_HDR_SIZE 3 +#define TLP_LOOP 10 + +#define INTX_NUM 4 + +#define DWORD_MASK 3 + +struct altera_pcie { + struct platform_device *pdev; + void __iomem *cra_base; + int irq; + u8 root_bus_nr; + struct irq_domain *irq_domain; + struct resource bus_range; + struct list_head resources; +}; + +struct tlp_rp_regpair_t { + u32 ctrl; + u32 reg0; + u32 reg1; +}; + +static void altera_pcie_retrain(struct pci_dev *dev) +{ + u16 linkcap, linkstat; + + /* + * Set the retrain bit if the PCIe rootport support > 2.5GB/s, but + * current speed is 2.5 GB/s. + */ + pcie_capability_read_word(dev, PCI_EXP_LNKCAP, &linkcap); + + if ((linkcap & PCI_EXP_LNKCAP_SLS) <= PCI_EXP_LNKCAP_SLS_2_5GB) + return; + + pcie_capability_read_word(dev, PCI_EXP_LNKSTA, &linkstat); + if ((linkstat & PCI_EXP_LNKSTA_CLS) == PCI_EXP_LNKSTA_CLS_2_5GB) + pcie_capability_set_word(dev, PCI_EXP_LNKCTL, + PCI_EXP_LNKCTL_RL); +} +DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_ALTERA, PCI_ANY_ID, altera_pcie_retrain); + +static void altera_pcie_fixup_res(struct pci_dev *dev) +{ + /* + * Prevent enumeration of root port. + */ + if (!dev->bus->parent && dev->devfn == 0) { + int i; + + for (i = 0; i < PCI_NUM_RESOURCES; i++) { + dev->resource[i].start = 0; + dev->resource[i].end = 0; + dev->resource[i].flags = 0; + } + } +} +DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_ALTERA, PCI_ANY_ID, + altera_pcie_fixup_res); + +static inline void cra_writel(struct altera_pcie *pcie, u32 value, u32 reg) +{ + writel_relaxed(value, pcie->cra_base + reg); +} + +static inline u32 cra_readl(struct altera_pcie *pcie, u32 reg) +{ + return readl_relaxed(pcie->cra_base + reg); +} + +static void tlp_read_rx(struct altera_pcie *pcie, + struct tlp_rp_regpair_t *tlp_rp_regdata) +{ + tlp_rp_regdata->ctrl = cra_readl(pcie, RP_RXCPL_STATUS); + tlp_rp_regdata->reg0 = cra_readl(pcie, RP_RXCPL_REG0); + tlp_rp_regdata->reg1 = cra_readl(pcie, RP_RXCPL_REG1); +} + +static void tlp_write_tx(struct altera_pcie *pcie, + struct tlp_rp_regpair_t *tlp_rp_regdata) +{ + cra_writel(pcie, tlp_rp_regdata->reg0, RP_TX_REG0); + cra_writel(pcie, tlp_rp_regdata->reg1, RP_TX_REG1); + cra_writel(pcie, tlp_rp_regdata->ctrl, RP_TX_CNTRL); +} + +static bool altera_pcie_link_is_up(struct altera_pcie *pcie) +{ + return !!(cra_readl(pcie, RP_LTSSM) & LTSSM_L0); +} + +static bool altera_pcie_valid_config(struct altera_pcie *pcie, + struct pci_bus *bus, int dev) +{ + /* If there is no link, then there is no device */ + if (bus->number != pcie->root_bus_nr) { + if (!altera_pcie_link_is_up(pcie)) + return false; + } + + /* access only one slot on each root port */ + if (bus->number == pcie->root_bus_nr && dev > 0) + return false; + + /* + * Do not read more than one device on the bus directly attached + * to RC. + */ + if (bus->primary == pcie->root_bus_nr && dev > 0) + return false; + + return true; +} + +static int tlp_read_packet(struct altera_pcie *pcie, u32 *value) +{ + u8 loop; + struct tlp_rp_regpair_t tlp_rp_regdata; + + for (loop = 0; loop < TLP_LOOP; loop++) { + tlp_read_rx(pcie, &tlp_rp_regdata); + if (tlp_rp_regdata.ctrl & RP_RXCPL_EOP) { + if (value) + *value = tlp_rp_regdata.reg0; + return PCIBIOS_SUCCESSFUL; + } + udelay(5); + } + + return -ENOENT; +} + +static void tlp_write_packet_unaligned(struct altera_pcie *pcie, u32 *headers, + u32 data) +{ + struct tlp_rp_regpair_t tlp_rp_regdata; + + tlp_rp_regdata.reg0 = headers[0]; + tlp_rp_regdata.reg1 = headers[1]; + tlp_rp_regdata.ctrl = RP_TX_SOP; + tlp_write_tx(pcie, &tlp_rp_regdata); + + tlp_rp_regdata.reg0 = headers[2]; + tlp_rp_regdata.reg1 = data; + tlp_rp_regdata.ctrl = RP_TX_EOP; + tlp_write_tx(pcie, &tlp_rp_regdata); +} + +static void tlp_write_packet_aligned(struct altera_pcie *pcie, u32 *headers, + u32 data) +{ + struct tlp_rp_regpair_t tlp_rp_regdata; + + tlp_rp_regdata.reg0 = headers[0]; + tlp_rp_regdata.reg1 = headers[1]; + tlp_rp_regdata.ctrl = RP_TX_SOP; + tlp_write_tx(pcie, &tlp_rp_regdata); + + tlp_rp_regdata.reg0 = headers[2]; + tlp_rp_regdata.reg1 = 0; + tlp_rp_regdata.ctrl = 0; + tlp_write_tx(pcie, &tlp_rp_regdata); + + tlp_rp_regdata.reg0 = data; + tlp_rp_regdata.reg1 = 0; + tlp_rp_regdata.ctrl = RP_TX_EOP; + tlp_write_tx(pcie, &tlp_rp_regdata); +} + +static int tlp_cfg_dword_read(struct altera_pcie *pcie, u8 bus, u32 devfn, + int where, u32 *value) +{ + int ret; + u32 headers[TLP_HDR_SIZE]; + + if (bus == pcie->root_bus_nr) + headers[0] = TLP_CFG_DW0(TLP_FMTTYPE_CFGRD0); + else + headers[0] = TLP_CFG_DW0(TLP_FMTTYPE_CFGRD1); + + headers[1] = TLP_CFG_DW1(TLP_REQ_ID(pcie->root_bus_nr, devfn), + TLP_READ_TAG); + headers[2] = TLP_CFG_DW2(bus, devfn, where); + + tlp_write_packet_unaligned(pcie, headers, 0); + + ret = tlp_read_packet(pcie, value); + if (ret != PCIBIOS_SUCCESSFUL) + *value = ~0UL; /* return 0xFFFFFFFF if error */ + + return ret; +} + +static int tlp_cfg_dword_write(struct altera_pcie *pcie, u8 bus, u32 devfn, + int where, u32 value) +{ + u32 headers[TLP_HDR_SIZE]; + int ret; + + if (bus == pcie->root_bus_nr) + headers[0] = TLP_CFG_DW0(TLP_FMTTYPE_CFGWR0); + else + headers[0] = TLP_CFG_DW0(TLP_FMTTYPE_CFGWR1); + + headers[1] = TLP_CFG_DW1(TLP_REQ_ID(pcie->root_bus_nr, devfn), + TLP_WRITE_TAG); + headers[2] = TLP_CFG_DW2(bus, devfn, where); + + /* check alignment to Qword */ + if ((where & 0x7) == 0) + tlp_write_packet_aligned(pcie, headers, value); + else + tlp_write_packet_unaligned(pcie, headers, value); + + ret = tlp_read_packet(pcie, NULL); + if (ret != PCIBIOS_SUCCESSFUL) + return ret; + + /* Keep an eye out for changes to the root bus number */ + if ((bus == pcie->root_bus_nr) && (where == PCI_PRIMARY_BUS)) + pcie->root_bus_nr = (u8)(value); + + return PCIBIOS_SUCCESSFUL; +} + +static int altera_pcie_cfg_read(struct pci_bus *bus, unsigned int devfn, + int where, int size, u32 *value) +{ + struct altera_pcie *pcie = bus->sysdata; + int ret; + u32 data; + + if (!altera_pcie_valid_config(pcie, bus, PCI_SLOT(devfn))) { + *value = ~0UL; + return PCIBIOS_DEVICE_NOT_FOUND; + } + + ret = tlp_cfg_dword_read(pcie, bus->number, devfn, + (where & ~DWORD_MASK), &data); + if (ret != PCIBIOS_SUCCESSFUL) + return ret; + + switch (size) { + case 1: + *value = (data >> (8 * (where & 0x3))) & 0xff; + break; + case 2: + *value = (data >> (8 * (where & 0x2))) & 0xffff; + break; + default: + *value = data; + break; + } + + return PCIBIOS_SUCCESSFUL; +} + +static int altera_pcie_cfg_write(struct pci_bus *bus, unsigned int devfn, + int where, int size, u32 value) +{ + struct altera_pcie *pcie = bus->sysdata; + u32 data32; + u32 shift = 8 * (where & 3); + int ret; + + if (!altera_pcie_valid_config(pcie, bus, PCI_SLOT(devfn))) + return PCIBIOS_DEVICE_NOT_FOUND; + + /* write partial */ + if (size != sizeof(u32)) { + ret = tlp_cfg_dword_read(pcie, bus->number, devfn, + where & ~DWORD_MASK, &data32); + if (ret) + return ret; + } + + switch (size) { + case 1: + data32 = (data32 & ~(0xff << shift)) | + ((value & 0xff) << shift); + break; + case 2: + data32 = (data32 & ~(0xffff << shift)) | + ((value & 0xffff) << shift); + break; + default: + data32 = value; + break; + } + + return tlp_cfg_dword_write(pcie, bus->number, devfn, + (where & ~DWORD_MASK), data32); +} + +static struct pci_ops altera_pcie_ops = { + .read = altera_pcie_cfg_read, + .write = altera_pcie_cfg_write, +}; + +static int altera_pcie_intx_map(struct irq_domain *domain, unsigned int irq, + irq_hw_number_t hwirq) +{ + irq_set_chip_and_handler(irq, &dummy_irq_chip, handle_simple_irq); + irq_set_chip_data(irq, domain->host_data); + set_irq_flags(irq, IRQF_VALID); + + return 0; +} + +static const struct irq_domain_ops intx_domain_ops = { + .map = altera_pcie_intx_map, +}; + +static void altera_pcie_isr(unsigned int irq, struct irq_desc *desc) +{ + struct irq_chip *chip = irq_desc_get_chip(desc); + struct altera_pcie *pcie; + unsigned long status; + u32 bit; + u32 virq; + + chained_irq_enter(chip, desc); + pcie = irq_desc_get_handler_data(desc); + + while ((status = cra_readl(pcie, P2A_INT_STATUS) + & P2A_INT_STS_ALL) != 0) { + for_each_set_bit(bit, &status, INTX_NUM) { + /* clear interrupts */ + cra_writel(pcie, 1 << bit, P2A_INT_STATUS); + + virq = irq_find_mapping(pcie->irq_domain, bit + 1); + if (virq) + generic_handle_irq(virq); + else + dev_err(&pcie->pdev->dev, "unexpected IRQ\n"); + } + } + + chained_irq_exit(chip, desc); +} + +static void altera_pcie_release_of_pci_ranges(struct altera_pcie *pcie) +{ + pci_free_resource_list(&pcie->resources); +} + +static int altera_pcie_parse_request_of_pci_ranges(struct altera_pcie *pcie) +{ + int err, res_valid = 0; + struct device *dev = &pcie->pdev->dev; + struct device_node *np = dev->of_node; + resource_size_t iobase; + struct resource_entry *win; + + err = of_pci_get_host_bridge_resources(np, 0, 0xff, &pcie->resources, + &iobase); + if (err) + return err; + + resource_list_for_each_entry(win, &pcie->resources) { + struct resource *parent, *res = win->res; + + switch (resource_type(res)) { + case IORESOURCE_MEM: + parent = &iomem_resource; + res_valid |= !(res->flags & IORESOURCE_PREFETCH); + break; + default: + continue; + } + + err = devm_request_resource(dev, parent, res); + if (err) + goto out_release_res; + } + + if (!res_valid) { + dev_err(dev, "non-prefetchable memory resource required\n"); + err = -EINVAL; + goto out_release_res; + } + + return 0; + +out_release_res: + altera_pcie_release_of_pci_ranges(pcie); + return err; +} + +static void altera_pcie_free_irq_domain(struct altera_pcie *pcie) +{ + int i; + u32 irq; + + for (i = 0; i < INTX_NUM; i++) { + irq = irq_find_mapping(pcie->irq_domain, i + 1); + if (irq > 0) + irq_dispose_mapping(irq); + } + + irq_domain_remove(pcie->irq_domain); +} + +static int altera_pcie_init_irq_domain(struct altera_pcie *pcie) +{ + struct device *dev = &pcie->pdev->dev; + struct device_node *node = dev->of_node; + + /* Setup INTx */ + pcie->irq_domain = irq_domain_add_linear(node, INTX_NUM, + &intx_domain_ops, pcie); + if (!pcie->irq_domain) { + dev_err(dev, "Failed to get a INTx IRQ domain\n"); + return -ENOMEM; + } + + return 0; +} + +static int altera_pcie_parse_dt(struct altera_pcie *pcie) +{ + struct resource *cra; + struct platform_device *pdev = pcie->pdev; + + cra = platform_get_resource_byname(pdev, IORESOURCE_MEM, "Cra"); + if (!cra) { + cra = platform_get_resource_byname(pdev, IORESOURCE_MEM, "cra"); + if (!cra) { + dev_err(&pdev->dev, + "no cra memory resource defined\n"); + return -ENODEV; + } + } + + pcie->cra_base = devm_ioremap_resource(&pdev->dev, cra); + if (IS_ERR(pcie->cra_base)) { + dev_err(&pdev->dev, "failed to map cra memory\n"); + return PTR_ERR(pcie->cra_base); + } + + /* setup IRQ */ + pcie->irq = platform_get_irq(pdev, 0); + if (pcie->irq <= 0) { + dev_err(&pdev->dev, "failed to get IRQ: %d\n", pcie->irq); + return -EINVAL; + } + + irq_set_chained_handler_and_data(pcie->irq, altera_pcie_isr, pcie); + + return 0; +} + +static int altera_pcie_probe(struct platform_device *pdev) +{ + struct altera_pcie *pcie; + struct pci_bus *bus; + int ret; + + pcie = devm_kzalloc(&pdev->dev, sizeof(*pcie), GFP_KERNEL); + if (!pcie) + return -ENOMEM; + + pcie->pdev = pdev; + + ret = altera_pcie_parse_dt(pcie); + if (ret) { + dev_err(&pdev->dev, "Parsing DT failed\n"); + return ret; + } + + INIT_LIST_HEAD(&pcie->resources); + + ret = altera_pcie_parse_request_of_pci_ranges(pcie); + if (ret) { + dev_err(&pdev->dev, "Failed add resources\n"); + return ret; + } + + ret = altera_pcie_init_irq_domain(pcie); + if (ret) { + dev_err(&pdev->dev, "Failed creating IRQ Domain\n"); + return ret; + } + + pcie->root_bus_nr = 0; + + /* clear all interrupts */ + cra_writel(pcie, P2A_INT_STS_ALL, P2A_INT_STATUS); + /* enable all interrupts */ + cra_writel(pcie, P2A_INT_ENA_ALL, P2A_INT_ENABLE); + + bus = pci_scan_root_bus(&pdev->dev, pcie->root_bus_nr, &altera_pcie_ops, + pcie, &pcie->resources); + if (!bus) + return -ENOMEM; + + pci_fixup_irqs(pci_common_swizzle, of_irq_parse_and_map_pci); + pci_assign_unassigned_bus_resources(bus); + pci_bus_add_devices(bus); + + platform_set_drvdata(pdev, pcie); + return ret; +} + +static int __exit altera_pcie_remove(struct platform_device *pdev) +{ + struct altera_pcie *pcie = platform_get_drvdata(pdev); + + altera_pcie_free_irq_domain(pcie); + platform_set_drvdata(pdev, NULL); + return 0; +} + +static const struct of_device_id altera_pcie_of_match[] = { + { .compatible = "altr,pcie-root-port-1.0", }, + {}, +}; +MODULE_DEVICE_TABLE(of, altera_pcie_of_match); + +static struct platform_driver altera_pcie_driver = { + .probe = altera_pcie_probe, + .remove = altera_pcie_remove, + .driver = { + .name = "altera-pcie", + .of_match_table = altera_pcie_of_match, + }, +}; + +module_platform_driver(altera_pcie_driver); + +MODULE_AUTHOR("Ley Foon Tan "); +MODULE_DESCRIPTION("Altera PCIe host controller driver"); +MODULE_LICENSE("GPL v2");