From patchwork Thu Oct 15 06:47:48 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "bhupesh.sharma@freescale.com" X-Patchwork-Id: 7403141 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id 3EDDA9F1D5 for ; Thu, 15 Oct 2015 07:07:41 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id C59CF2069D for ; Thu, 15 Oct 2015 07:07:39 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3477620686 for ; Thu, 15 Oct 2015 07:07:38 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1Zmcbq-0001cX-IT; Thu, 15 Oct 2015 07:05:54 +0000 Received: from mail-by2on0138.outbound.protection.outlook.com ([207.46.100.138] helo=na01-by2-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1Zmcar-0007AM-9t for linux-arm-kernel@lists.infradead.org; Thu, 15 Oct 2015 07:04:56 +0000 Received: from BY2PR03CA008.namprd03.prod.outlook.com (10.255.93.25) by BN1PR0301MB0627.namprd03.prod.outlook.com (10.160.171.12) with Microsoft SMTP Server (TLS) id 15.1.293.16; Thu, 15 Oct 2015 07:04:30 +0000 Received: from BN1BFFO11FD032.protection.gbl (10.255.93.4) by BY2PR03CA008.outlook.office365.com (10.255.93.25) with Microsoft SMTP Server (TLS) id 15.1.300.14 via Frontend Transport; Thu, 15 Oct 2015 07:04:29 +0000 Authentication-Results: spf=fail (sender IP is 192.88.158.2) smtp.mailfrom=freescale.com; freescale.mail.onmicrosoft.com; dkim=none (message not signed) header.d=none; freescale.mail.onmicrosoft.com; dmarc=none action=none header.from=freescale.com; Received-SPF: Fail (protection.outlook.com: domain of freescale.com does not designate 192.88.158.2 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.158.2; helo=az84smr01.freescale.net; Received: from az84smr01.freescale.net (192.88.158.2) by BN1BFFO11FD032.mail.protection.outlook.com (10.58.144.95) with Microsoft SMTP Server (TLS) id 15.1.293.9 via Frontend Transport; Thu, 15 Oct 2015 07:04:29 +0000 Received: from localhost.localdomain ([10.214.249.140]) by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id t9F726jw013518; Thu, 15 Oct 2015 00:04:19 -0700 From: Bhupesh Sharma To: , , , , , Subject: [PATCH v3 08/12] dts/ls2080a: Update DTSI to add support of various peripherals Date: Thu, 15 Oct 2015 12:17:48 +0530 Message-ID: <1444891672-32117-9-git-send-email-bhupesh.sharma@freescale.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1444891672-32117-1-git-send-email-bhupesh.sharma@freescale.com> References: <1444891672-32117-1-git-send-email-bhupesh.sharma@freescale.com> X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BN1BFFO11FD032; 1:DKi5o9ujVqpUR8H1ei1x4r6P2wl/VkVI8k6SfZyGcM3M8O9UGV9hGVyeERbUM60Dc6c/sWWPBwZ5M0FI1df7JlleBgibUBgAZVNDADmFS8/+Xg8ogXNI5/Wle1FmwzU3Zj8suU41Ws1iEU6a6+EFRedByvE4JzBZwrzNsEpPSGC9XMDy5X+5hsJWsT8TCxoPdXRwN1h/TwpJils5U8dBJezotGn8us/op8SEnpeDOSpbTVH2iQ0KcBe1qjNePnYwOJoCeSl0P7u83DX3h3VpOsN5iqoAo/Q9lIShWZ6pRz0r9mso6LvULaGwChmt6BOMiKCMgz7MURNY7sG8PAdkmW0zbMEqYzo6RDYI1CzgPVhPc4YgTublvyy/PQi8NaDA4KFpuWwY2oWtgye3Ae/VPg== X-Forefront-Antispam-Report: CIP:192.88.158.2; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10019020)(6009001)(2980300002)(1109001)(1110001)(339900001)(199003)(189002)(50466002)(92566002)(105606002)(2950100001)(87936001)(81156007)(5001770100001)(85426001)(97736004)(5008740100001)(77096005)(5001920100001)(11100500001)(19580405001)(69596002)(104016004)(229853001)(5007970100001)(106466001)(19580395003)(48376002)(6806005)(76176999)(50226001)(5003940100001)(33646002)(46102003)(49486002)(107886002)(189998001)(5001960100002)(2201001)(575784001)(50986999)(36756003)(47776003)(64706001)(86362001)(4001430100001); DIR:OUT; SFP:1102; SCL:1; SRVR:BN1PR0301MB0627; H:az84smr01.freescale.net; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; A:1; MX:1; LANG:en; MIME-Version: 1.0 X-Microsoft-Exchange-Diagnostics: 1; BN1PR0301MB0627; 2:hEC9ZnUmqvxylDUUjJpia8wc9sRnAsKu7QYt75ShjgiLw2vFYkhwWkxsIE5+7yHT6LznvPP/IB2OXuCVxS8lNyj36JNLInZkyZ5BnFiAgX/0HejQLqwHE86LPM2OtdWWICT56NFtyoo/rKKTCJ8pFku5x5NXq9hIqdQr8kz+u60=; 3:/bVKmq0NKROJfp+XhPnyXE5Bp9sZSfYQG4GTjz1657m3X1DgeAB9deG8IrhsDU0UQjkHPJgda1AxVt/uhBVnVJ5TbPufPrPYf+wo3x/jLzQovr2GuSq21kHG8ML/Ox50pBx/hO5ivCt/EXP7RpYKTeV67Og0WrE35UeaGmRh0oGuqaiNpHOmGdhjwXJxME4vzXuZkFt6HvU4POjW72P/Mvu8nLDGCTjNOzizhvlFckA=; 25:DdE3tn/FnHSXeKMgDWjgNscYWZ1H94Rim2KKc7fiYbsLiba6ZUaSzSeECADVhHb680gdP9pGBHpZ6q2jcR/KyX9daGXCW89mLL380ZVgxHQwmjT7y6MwhVF0VIG9FOnB1DL9BaZHGys4ZcVwREarE5BhdRmfDhwxpJZBmCqoBHPSTjj9heRUIeOsFSTP2ESIp4JYPYpaoWWtksCP4ZzPRSwn/jFMeif84uaHMb6vV5u0JESThMLjvipjqxvQm6Po X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN1PR0301MB0627; X-Microsoft-Exchange-Diagnostics: 1; BN1PR0301MB0627; 20:XlA90u41To7ibuEoYwJRyIld5t5/53Nk9PRtDXP67x+uGKPw9pJ4OWrNZ0OEUwNrVE7wPZL/wcl7orclTvqfc0yXnCJMXmSems+LlvxLzhEOdwc/0kLDlPsWg44havV0MhGwrgZaPj8/wBOg2QyJee6kaCzupB2yYWqLI50S8Pfs5lvFxGSQtkQS/s9x67lLK9J8u6rGtjwVAM3gZEvpBrgrldhbfDp4aEEyWsjC8zys+k8v0eMIboe8544wF0xa6+cJ1Z/JJ2AH7YJF6S+V9bReh0f+d5DcotIrWxH0FXMshyf4ECZOBX/zhS1MRTprWk9jpTGPAGCgwx0scdsPblGp2VzDLLGrXHMo0OSOWho=; 4:Gj8Vam8Xu9uVQwm6wlu+alcu02BhI6pXH7wLakBk9lnPzqFTD0VccJlzFeuIlNas2VMdM+smeL3zGS8jhpYFjFenYJ9Qnptrlk+mdnZrLuNWCdmR8jdkF1Z4AhbcrndA3/GGtPoCP2jXMUIdVoTCt4/WHG+3MhpVXBIWs+RQxVTLjeiLDrIUYejp/KXl4sjeBYt4ogfe2u8nNrRytj3/5J2qLouoy5GsC4iUAwwx/Vf8+eXnRe60dt/46+Quv5Z2oZvyg3xrVzmoyv8IiF2nClwoG5IxVMtms/QaXPJgNj5W0OVAStxq+5jXTXHJ/IWEEK2dlWdp/dNzyHGUIUdIVGyvKatGx58ximAqQLJhVYI= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(101931422205132); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(5005006)(8121501046)(520078)(3002001); SRVR:BN1PR0301MB0627; BCL:0; PCL:0; RULEID:; SRVR:BN1PR0301MB0627; X-Forefront-PRVS: 0730093765 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN1PR0301MB0627; 23:gVtEX+js5cGAvEkuppFfeH1r0fpzeXo/3qsvx+Y?= =?us-ascii?Q?/6dwmPJgvPg2RnhTuPN9H4adPkTYESAHiYpmt89nrEQ0PiJuBu+nNYN2pvoX?= =?us-ascii?Q?s53D8TmmnCwZeU14aD0iFDrTHNdAo3LGryy/+LHyUr9dPk3TIP2CJtMCecqF?= =?us-ascii?Q?y4yaiIkvAFynPwvZJxt0QuW8iffcJlDSeZfwlyltv98L0HqH/fSRJD1Vd94I?= =?us-ascii?Q?MONRXdW/5tfBIdZzctUxUcqcqMZA8OIaBR343/3dfoxF3y83sN1vc4QRnc41?= =?us-ascii?Q?YKfED1JCkDRM9xivrLtWgr3aehOxXlaJEqQVSDmH4TAOFgEP3QSqIlvQtKSz?= =?us-ascii?Q?n7jAF9VHB/JAmc9M5VD5bn/GpZBOQAT7rtI6EZL2ggq7F++SEhXpx0kYM66h?= =?us-ascii?Q?ao8+OKIcNSuj8/2Bl839ZGFWnRDbwZNPYW0q2uLT2mdxvdvHpJ3Oi1d1+uAd?= =?us-ascii?Q?I8aaZmm6OZGJaaMFcuuhzToXdS2UvqG+fVLtPQowtNcnYsDZGq95M4LfMU6L?= =?us-ascii?Q?FHTENSdOA5gDKG2AbLTeo0mzZy7qHsH5DZRis0MBWX/oGDfYjkJrLBjtZio6?= =?us-ascii?Q?JH+i2VLGHu6ArnC+78yJ//+iyLb4HPu1HmHWA/Ju7yEBhQN5x1P+OjRyBcfj?= =?us-ascii?Q?F6h7hHtr67FTKS+Sxye6g/omDFHSn+wPgIQztdA3enCL+peUb4Cg1yl/KSfk?= =?us-ascii?Q?mFaJvGU0b/58jvfUH4IUnC94TSo648W+2zuZY1uoexiIJ1ZgfP2tVAg0aL3Z?= =?us-ascii?Q?h25cLK1Qer0WTiDgfXipTBRfTecXTvJFM6NITNPjfFdDWri8KoJQ4aVeT7MB?= =?us-ascii?Q?9quO75Ax/Nt/ys9en/JpHQOWDlKrvS2BlOx1AvjdReEJFYPOsdDj9sUbhXlI?= =?us-ascii?Q?KPgZh4gFx0zIYlAn/VupO75FI1cFqI1CtCee66dom6sGIMVrKVCNWvoEklaF?= =?us-ascii?Q?otKOSyPQ4gFzTMpOY0F+CEPJ43GXGuSsW5aqt4ggsL8yzCrmnSs9rWDCBSfO?= =?us-ascii?Q?Trfx7b4Tm7Bd/LhJ/Xrq9YGk/H3wP3jbe53hne3K/r6iZ4amGfmDB/pf3o13?= =?us-ascii?Q?XtIVy6UO3E5XdMRWhlZYwfMSsKo9qfRmKFEFvet5WJzax1ZMk8CNWIJCPLDB?= =?us-ascii?Q?1k7TZwcRPJAEDWG4wPyMgpSWpa5dfrYQql+3bVZhusNmFfFNzsiqEbWHvll8?= =?us-ascii?Q?Ic+tPtXQ5gFc6utpEvBLJB6h35OIppldrj2iZ+SBPrkxS4si7yARSLUhprQ+?= =?us-ascii?Q?JUNPwwQNvnIqVuf0+DrU=3D?= X-Microsoft-Exchange-Diagnostics: 1; BN1PR0301MB0627; 5:JYEtkOymU/q6QJ3TTsEeYIxmfeGnsn5ineeNEgqchm6NZt8FDpvlhgnmMO6PJYZWiIWaV6+cA/QVcoJgwhl397G62O3aUBt/TIwC4PHmPB+l+c9dM4xpAfHj1TdsaoHD9w8b+F49F4lMbFwdkWuPLA==; 24:SP3sRV4FzdniayeWgySYgM3/5lwW8dZrrFrSsP3aeqTBivpyberoiWhkTxbixuauQw5S+jjFkUZ2IRnmtKF4C60GB4a9dBbZzhmVNMGplSQ=; 20:pL3mD8QXOhtIsYOjvwNwVtRVp6/6lQojPYYZc2IW7pgcrXe36g/XDW6l6J9DcWiHNZJf3L1kRaAVUYMXtmI6Uw== X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Oct 2015 07:04:29.1903 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d; Ip=[192.88.158.2]; Helo=[az84smr01.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN1PR0301MB0627 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20151015_000453_655088_F43F63F1 X-CRM114-Status: GOOD ( 16.20 ) X-Spam-Score: -1.9 (-) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Yangbo Lu , LeoLi@freescale.com, Shaohui Xie , Alison Wang , bhupesh.sharma@freescale.com, Catalin.Marinas@arm.com, will.deacon@arm.com, stuart.yoder@freescale.com, Minghuan Lian , Liu Gang , scottwood@freescale.com, bhupesh.linux@gmail.com, Jaiprakash Singh Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAD_ENC_HEADER,BAYES_00, RCVD_IN_DNSWL_MED, T_RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch updates the LS2080a DTSI (DTS Include) file to add support for the following peripherals: - USB 3.0 Host - PMU - CCN-504 - SATA - SPI - PCIe Signed-off-by: Bhupesh Sharma Signed-off-by: Jaiprakash Singh Signed-off-by: Alison Wang Signed-off-by: Liu Gang Signed-off-by: Minghuan Lian Signed-off-by: Shaohui Xie Signed-off-by: Yangbo Lu Signed-off-by: Scott Wood --- arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi | 382 ++++++++++++++++++++++-- 1 file changed, 364 insertions(+), 18 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi index 9597edf..421ed92 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls2080a.dtsi @@ -71,48 +71,56 @@ device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x0>; + clocks = <&clockgen 1 0>; }; cpu@1 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x1>; + clocks = <&clockgen 1 0>; }; cpu@100 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x100>; + clocks = <&clockgen 1 1>; }; cpu@101 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x101>; + clocks = <&clockgen 1 1>; }; cpu@200 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x200>; + clocks = <&clockgen 1 2>; }; cpu@201 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x201>; + clocks = <&clockgen 1 2>; }; cpu@300 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x300>; + clocks = <&clockgen 1 3>; }; cpu@301 { device_type = "cpu"; compatible = "arm,cortex-a57"; reg = <0x0 0x301>; + clocks = <&clockgen 1 3>; }; }; @@ -122,13 +130,32 @@ /* DRAM space - 1, size : 2 GB DRAM */ }; + sysclk: sysclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <100000000>; + clock-output-names = "sysclk"; + }; + gic: interrupt-controller@6000000 { compatible = "arm,gic-v3"; reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ - <0x0 0x06100000 0 0x100000>; /* GICR (RD_base + SGI_base) */ + <0x0 0x06100000 0 0x100000>, /* GICR (RD_base + SGI_base) */ + <0x0 0x0c0c0000 0 0x2000>, /* GICC */ + <0x0 0x0c0d0000 0 0x1000>, /* GICH */ + <0x0 0x0c0e0000 0 0x20000>; /* GICV */ #interrupt-cells = <3>; + #address-cells = <2>; + #size-cells = <2>; + ranges; interrupt-controller; interrupts = <1 9 0x4>; + + its: gic-its@6020000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x6020000 0 0x20000>; + }; }; timer { @@ -139,25 +166,344 @@ <1 10 0x8>; /* Hypervisor PPI, active-low */ }; - serial0: serial@21c0500 { - device_type = "serial"; - compatible = "fsl,ns16550", "ns16550a"; - reg = <0x0 0x21c0500 0x0 0x100>; - clock-frequency = <0>; /* Updated by bootloader */ - interrupts = <0 32 0x1>; /* edge triggered */ + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = <1 7 0x8>; /* PMU PPI, Level low type */ }; - serial1: serial@21c0600 { - device_type = "serial"; - compatible = "fsl,ns16550", "ns16550a"; - reg = <0x0 0x21c0600 0x0 0x100>; - clock-frequency = <0>; /* Updated by bootloader */ - interrupts = <0 32 0x1>; /* edge triggered */ - }; + soc { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + clockgen: clocking@1300000 { + compatible = "fsl,ls2080a-clockgen"; + reg = <0 0x1300000 0 0xa0000>; + #clock-cells = <2>; + clocks = <&sysclk>; + }; + + serial0: serial@21c0500 { + compatible = "fsl,ns16550", "ns16550a"; + reg = <0x0 0x21c0500 0x0 0x100>; + clocks = <&clockgen 4 3>; + interrupts = <0 32 0x4>; /* Level high type */ + }; + + serial1: serial@21c0600 { + compatible = "fsl,ns16550", "ns16550a"; + reg = <0x0 0x21c0600 0x0 0x100>; + clocks = <&clockgen 4 3>; + interrupts = <0 32 0x4>; /* Level high type */ + }; + + fsl_mc: fsl-mc@80c000000 { + compatible = "fsl,qoriq-mc"; + reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */ + <0x00000000 0x08340000 0 0x40000>; /* MC control reg */ + }; - fsl_mc: fsl-mc@80c000000 { - compatible = "fsl,qoriq-mc"; - reg = <0x00000008 0x0c000000 0 0x40>, /* MC portal base */ - <0x00000000 0x08340000 0 0x40000>; /* MC control reg */ + smmu: iommu@5000000 { + compatible = "arm,mmu-500"; + reg = <0 0x5000000 0 0x800000>; + #global-interrupts = <12>; + interrupts = <0 13 4>, /* global secure fault */ + <0 14 4>, /* combined secure interrupt */ + <0 15 4>, /* global non-secure fault */ + <0 16 4>, /* combined non-secure interrupt */ + /* performance counter interrupts 0-7 */ + <0 211 4>, <0 212 4>, + <0 213 4>, <0 214 4>, + <0 215 4>, <0 216 4>, + <0 217 4>, <0 218 4>, + /* per context interrupt, 64 interrupts */ + <0 146 4>, <0 147 4>, + <0 148 4>, <0 149 4>, + <0 150 4>, <0 151 4>, + <0 152 4>, <0 153 4>, + <0 154 4>, <0 155 4>, + <0 156 4>, <0 157 4>, + <0 158 4>, <0 159 4>, + <0 160 4>, <0 161 4>, + <0 162 4>, <0 163 4>, + <0 164 4>, <0 165 4>, + <0 166 4>, <0 167 4>, + <0 168 4>, <0 169 4>, + <0 170 4>, <0 171 4>, + <0 172 4>, <0 173 4>, + <0 174 4>, <0 175 4>, + <0 176 4>, <0 177 4>, + <0 178 4>, <0 179 4>, + <0 180 4>, <0 181 4>, + <0 182 4>, <0 183 4>, + <0 184 4>, <0 185 4>, + <0 186 4>, <0 187 4>, + <0 188 4>, <0 189 4>, + <0 190 4>, <0 191 4>, + <0 192 4>, <0 193 4>, + <0 194 4>, <0 195 4>, + <0 196 4>, <0 197 4>, + <0 198 4>, <0 199 4>, + <0 200 4>, <0 201 4>, + <0 202 4>, <0 203 4>, + <0 204 4>, <0 205 4>, + <0 206 4>, <0 207 4>, + <0 208 4>, <0 209 4>; + mmu-masters = <&fsl_mc 0x300 0>; + }; + + dspi: dspi@2100000 { + compatible = "fsl,vf610-dspi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2100000 0x0 0x10000>; + interrupts = <0 26 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + clock-names = "dspi"; + spi-num-chipselects = <5>; + bus-num = <0>; + }; + + esdhc: esdhc@2140000 { + compatible = "fsl,ls2080a-esdhc", "fsl,esdhc"; + reg = <0x0 0x2140000 0x0 0x10000>; + interrupts = <0 28 0x4>; /* Level high type */ + clock-frequency = <0>; /* Updated by bootloader */ + voltage-ranges = <1800 1800 3300 3300>; + sdhci,auto-cmd12; + bus-width = <4>; + }; + + gpio0: gpio@2300000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2300000 0x0 0x10000>; + interrupts = <0 36 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio1: gpio@2310000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2310000 0x0 0x10000>; + interrupts = <0 36 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio2: gpio@2320000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2320000 0x0 0x10000>; + interrupts = <0 37 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio3: gpio@2330000 { + compatible = "fsl,qoriq-gpio"; + reg = <0x0 0x2330000 0x0 0x10000>; + interrupts = <0 37 0x4>; /* Level high type */ + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + i2c0: i2c@2000000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2000000 0x0 0x10000>; + interrupts = <0 34 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c1: i2c@2010000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2010000 0x0 0x10000>; + interrupts = <0 34 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c2: i2c@2020000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2020000 0x0 0x10000>; + interrupts = <0 35 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + i2c3: i2c@2030000 { + compatible = "fsl,vf610-i2c"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x2030000 0x0 0x10000>; + interrupts = <0 35 0x4>; /* Level high type */ + clock-names = "i2c"; + clocks = <&clockgen 4 3>; + }; + + ifc: ifc@2240000 { + compatible = "fsl,ifc", "simple-bus"; + reg = <0x0 0x2240000 0x0 0x20000>; + interrupts = <0 21 0x4>; /* Level high type */ + little-endian; + #address-cells = <2>; + #size-cells = <1>; + + ranges = <0 0 0x5 0x80000000 0x08000000 + 2 0 0x5 0x30000000 0x00010000 + 3 0 0x5 0x20000000 0x00010000>; + }; + + qspi: quadspi@20c0000 { + compatible = "fsl,vf610-qspi"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0 0x20c0000 0x0 0x10000>, + <0x0 0x20000000 0x0 0x10000000>; + reg-names = "QuadSPI", "QuadSPI-memory"; + interrupts = <0 25 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>, <&clockgen 4 3>; + clock-names = "qspi_en", "qspi"; + }; + + pcie@3400000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */ + 0x10 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 108 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x10 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x10 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 109 4>, + <0000 0 0 2 &gic 0 0 0 110 4>, + <0000 0 0 3 &gic 0 0 0 111 4>, + <0000 0 0 4 &gic 0 0 0 112 4>; + }; + + pcie@3500000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ + 0x12 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 113 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x12 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x12 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 114 4>, + <0000 0 0 2 &gic 0 0 0 115 4>, + <0000 0 0 3 &gic 0 0 0 116 4>, + <0000 0 0 4 &gic 0 0 0 117 4>; + }; + + pcie@3600000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */ + 0x14 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 118 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <8>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x14 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x14 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 119 4>, + <0000 0 0 2 &gic 0 0 0 120 4>, + <0000 0 0 3 &gic 0 0 0 121 4>, + <0000 0 0 4 &gic 0 0 0 122 4>; + }; + + pcie@3700000 { + compatible = "fsl,ls2080a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03700000 0x0 0x00100000 /* controller registers */ + 0x16 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 123 0x4>; /* Level high type */ + interrupt-names = "intr"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x16 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x16 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&its>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 0 0 124 4>, + <0000 0 0 2 &gic 0 0 0 125 4>, + <0000 0 0 3 &gic 0 0 0 126 4>, + <0000 0 0 4 &gic 0 0 0 127 4>; + }; + + sata0: sata@3200000 { + compatible = "fsl,ls2080a-ahci", "fsl,ls1021a-ahci"; + reg = <0x0 0x3200000 0x0 0x10000>; + interrupts = <0 133 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + }; + + sata1: sata@3210000 { + compatible = "fsl,ls2080a-ahci", "fsl,ls1021a-ahci"; + reg = <0x0 0x3210000 0x0 0x10000>; + interrupts = <0 136 0x4>; /* Level high type */ + clocks = <&clockgen 4 3>; + }; + + usb0: usb3@3100000 { + compatible = "snps,dwc3"; + reg = <0x0 0x3100000 0x0 0x10000>; + interrupts = <0 80 0x4>; /* Level high type */ + dr_mode = "host"; + }; + + usb1: usb3@3110000 { + compatible = "snps,dwc3"; + reg = <0x0 0x3110000 0x0 0x10000>; + interrupts = <0 81 0x4>; /* Level high type */ + dr_mode = "host"; + }; + + ccn@4000000 { + compatible = "arm,ccn-504"; + reg = <0x0 0x04000000 0x0 0x01000000>; + interrupts = <0 12 4>; + }; }; };