From patchwork Thu Jan 14 17:23:05 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yury Norov X-Patchwork-Id: 8034531 Return-Path: X-Original-To: patchwork-linux-arm@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork1.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.136]) by patchwork1.web.kernel.org (Postfix) with ESMTP id B4FFB9F744 for ; Thu, 14 Jan 2016 17:28:13 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 615E620497 for ; Thu, 14 Jan 2016 17:28:12 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id E778720430 for ; Thu, 14 Jan 2016 17:28:10 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.80.1 #2 (Red Hat Linux)) id 1aJlfM-0005Sj-C6; Thu, 14 Jan 2016 17:26:32 +0000 Received: from mail-bn1on0079.outbound.protection.outlook.com ([157.56.110.79] helo=na01-bn1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.80.1 #2 (Red Hat Linux)) id 1aJlea-0003w5-DJ for linux-arm-kernel@lists.infradead.org; Thu, 14 Jan 2016 17:25:59 +0000 Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Yuri.Norov@caviumnetworks.com; Received: from localhost (95.143.213.121) by BLUPR07MB610.namprd07.prod.outlook.com (10.141.207.15) with Microsoft SMTP Server (TLS) id 15.1.365.19; Thu, 14 Jan 2016 17:25:20 +0000 From: Yury Norov To: , , , Subject: [PATCH v6 08/21] arm64: introduce is_a32_task and is_a32_thread (for AArch32 compat) Date: Thu, 14 Jan 2016 20:23:05 +0300 Message-ID: <1452792198-10718-9-git-send-email-ynorov@caviumnetworks.com> X-Mailer: git-send-email 2.5.0 In-Reply-To: <1452792198-10718-1-git-send-email-ynorov@caviumnetworks.com> References: <1452792198-10718-1-git-send-email-ynorov@caviumnetworks.com> MIME-Version: 1.0 X-Originating-IP: [95.143.213.121] X-ClientProxiedBy: DB5PR02CA0006.eurprd02.prod.outlook.com (25.161.237.16) To BLUPR07MB610.namprd07.prod.outlook.com (10.141.207.15) X-Microsoft-Exchange-Diagnostics: 1; BLUPR07MB610; 2:1tXa7XMVF6nlLlqKqatyKsxNWUyhkk3ZJd7zAkbpG/a3zKiU1+dV5PsWICvwMi4oSUhucHXTB6ndVV4D2kJkNeAUdEA84OSl6KN9/soqfGyh5XW6/fzGdZq3XsqNlsIWxFf3MJJttSKSqtado3vmQg==; 3:l142QCjelbMOVPuqvLLYKDFSH5LvxU+seRmXRiI4fZWQ1RorLXihCWiXq1EZbi+BFRokhZYew8Bx+n1CQmTQbJjQBXyvooq5/uxfVXcwQfzTqFq3oO5Wy1taQSAA5Ny/; 25:gWbFEocYHDjh4d9LIAlml8wM52tKoOKFjX5tFc9aRy9q8VcKL4Vmd84mJMuPH0phKKsi8tuC+18IqrGMAu4QHNliwY4r9N2IfEpManl9Qc2ESCvwjr7yOZzdgDte/envdU+cHhFYbE780cHYrLc3KAKriRzCwwvEvLwoBvXqVGQurk3OxEY6/IGIdXRJLvBf+kxMci+KAp3VPSzFw24V1FwMi1xnS81Gj77Eb3uq4NQDBis2EVk31QLu6bO9jyHH X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BLUPR07MB610; X-MS-Office365-Filtering-Correlation-Id: 2667b11c-c389-432f-c7b2-08d31d07adf8 X-Microsoft-Exchange-Diagnostics: 1; BLUPR07MB610; 20:txT91Z7qCcTvdZoqc+KRSWXKD0CYpVwSAWdpQ16LF8F8L4w8ODvT39HMzDaBpdNyUWmYLRmLv5tvRVNwaGKxuuUuZNIjBDAkGTQ3MgUV9rM5mn6rU+O8FuXCawMbQXxv8A0BOB/vCYqm2n92iQLIOxIXrTZJg8UTrjiCmZPUj/2Cj8jaL9Bt7Rm9NNc2xszEcdx05fCf/D3ylJdknsuEBonzN1iVqnf3GTUu5AIfE1VVeLaEs01haaV94Hc9DreIBmA5bWfx6bQQdoqtJDoIk73rRYVGHyhCmTI7hiRU8UAT0IZTQ10XGfO4egvFjLLdUHyLQ9cdJkw9r1oUHITx5lS2dLzZG0NlinioIkLYzzPpnSQ2b1pYseprEyHMkW+3kSqPkCf4ABT6APZmO7/X70J96e3JnIlbm8BZvjMUgW3SiVgRoYVk55JOv6ESJrYL5VjpivU+6RbXqv5bFv7PyOKZwVtnpXTsMpH055hEMtOKZXeNHtaOamOkv0MNqtfG13KyJjlmyTzbRLN0KWcO+ccOqCXEto1qrF34JaoxfUQ1/aMHJCyn2/m18af3jK7jWgaNkUEY0BT5BYhoOrqglgAkj8EUcUtOYC/erjyq/js= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(236414709691187); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(520078)(5005006)(8121501046)(3002001)(10201501046); SRVR:BLUPR07MB610; BCL:0; PCL:0; RULEID:; SRVR:BLUPR07MB610; X-Microsoft-Exchange-Diagnostics: 1; BLUPR07MB610; 4:ZOtoFeUEOObbXALmR+Af2x1pkl+dROVFbAljsyGUWKh1/LQ4ObgcPYlrs8+yqzZO4CON1yjUx5HtCGrvF7D550BI1axiXm0C07haVAUNAL7ewvS6NMmmb4K1LJipTZE24Lce16nvJthAA9MbyWfGMsG0KSLqaTXYO0mT54bXuTd+Bz7+vBnqzS9qks11NDewYGt+yec5sFJFBzJlp2yzTnvUmsw8E/djq7tZi4fJPbWayQdea+RvWmbJTBxkhWyt4OGnp7p2KRROyUkF4O23r5u1RAaiHjKKO7KfSP6fnTkQ3XuwObHSf4beI+VlgQccNXQSmul6EAHw4h4tK8KNA9kEMBkM10TZKmlVcl19uXbZWlYNECyFU8lVegQD5UFfw2eCnxZ4pIPK8d+fjHtmQNhRms3geJN27RXbQ+2YlROTjgvTfwnd5F1a/o7SBBt1 X-Forefront-PRVS: 08213D42D3 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(6069001)(6009001)(189002)(199003)(189998001)(5003940100001)(4001430100002)(1096002)(3846002)(19580395003)(107886002)(5008740100001)(6116002)(81156007)(97736004)(4326007)(36756003)(5001960100002)(5001770100001)(92566002)(76176999)(2201001)(586003)(19580405001)(50986999)(106356001)(40100003)(5004730100002)(2950100001)(47776003)(101416001)(76506005)(48376002)(87976001)(66066001)(229853001)(33646002)(15975445007)(122386002)(50466002)(77096005)(2906002)(105586002)(50226001)(42186005)(2004002)(2101003)(473944003); DIR:OUT; SFP:1101; SCL:1; SRVR:BLUPR07MB610; H:localhost; FPR:; SPF:None; PTR:InfoNoRecords; MX:1; A:1; LANG:en; Received-SPF: None (protection.outlook.com: caviumnetworks.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BLUPR07MB610; 23:nvzy79QJ6XWwa8v6B3QpQ9KX1O0AwEMMuEqEbWqlMQ?= =?us-ascii?Q?HA+cJNOutPZVtUbayy0gPOVtRL2R46DfqRM22uB1GVZoPl5kdaZwFytL4gQv?= =?us-ascii?Q?x+3/5eT9BjR/n08Gl008+tgsqrxliE2rSc6Y5mACWic3zTk5EyNVafyPU1B6?= =?us-ascii?Q?aNHDUQWKt54Jdnrl+ZQcUwhvmyFzNQAPAH3Q8BZHg3LEa7zTJ/ExM1pBq/gG?= =?us-ascii?Q?Aw++PYTfy0Yb7pLC3vIBcgJQP2ps+1ODJACv1/xLFj5nlatgKeVt4nuHWto4?= =?us-ascii?Q?nzw9xwxThnT1++W67wV2N0yHNAGR4BTw6Re9LpDjaTTbDZB5on9fuVlA5ItN?= =?us-ascii?Q?JZNlBmo6/y+cbl7S8Dect9z6l0XZa2zzf7pij/3f/KEdXYHmOfu74H+Wfq6W?= =?us-ascii?Q?JV9Mm4LcCZlzXqwCxC28GcHHHb6QFEEWVTd6FMmSfF8X4Rm5EjiFtc/ePnEF?= =?us-ascii?Q?OQpqtDfFEjKVvjyRa5Cxz7Kk9OJOdUYrTioxZ0kvUH3d2EhZ1zFkia5C0mOl?= =?us-ascii?Q?cWTn/yH4M5Z6qG89MpYSkVfBVFFMMcM9QQXS/+arxwJwR9ShvqGIJnN4DnkW?= =?us-ascii?Q?zjjvd5blhhSX1+Fy2vUK5myk65SeiLcj+OkrZFjBkGN9Q4vwVChJrBYn38q8?= =?us-ascii?Q?qc6vkmzD6iA1J63L3jTAW187SpWT1CaULcB/Iik0JrQhF953Qt4z2sK7Xc5+?= =?us-ascii?Q?0/lxhMZ6UhhsfZvwig+zxgYslL9XZCBTNHjIFbGlRX3iX3PhI2ppk9i89zxN?= =?us-ascii?Q?LRydR9N+Qo7tB19ZRnp3wbM+D93JBaR7Y32g93ammnKbeHyc5lLdI332ze6d?= =?us-ascii?Q?IK3nWDPWiDFneWzygyIRKoLDHMXv8pipIGoeLAmat9BLkfSvW0PRP6V1uEaj?= =?us-ascii?Q?aFUHiqzkuNjd9nSFojqfp4sU0Sq9YR8Zcx9QMXrKGdjZLJ8f0UHvYvMHViPe?= =?us-ascii?Q?TjgyXCQOcNTRAsz2ECVA+EKxN3cPZpvupy31c4fJlowr4EG4bwLEJR61ePqs?= =?us-ascii?Q?cggRFDBFg8yreZusCyuYMzy+TygDW4GaYG272Lu0uFD2KHIzdHnGn+tnF5Gw?= =?us-ascii?Q?7DVafotX7wZxMY0kZ6GX68q9I9kFYXDKyMLlaXx/ElL3NeXvTcV5pH+BrIeZ?= =?us-ascii?Q?M6WNYRiB3MjdwdrUaQGce/N8VPJNIyoyR2oquj5EDJcsfQGiAm4uMdd5rHN5?= =?us-ascii?Q?cg6lHdmqjcXv8l9MeRvQQdb4qnxB6Q4F+hh4mD9hOK18+dEEBDfF0V47sdqL?= =?us-ascii?Q?Vi2wQuEmTV/xPjjt0=3D?= X-Microsoft-Exchange-Diagnostics: 1; BLUPR07MB610; 5:KgoozP3sGEWALj8n4uCKg45avvAAPhW9FE/MfYmWxJBfTfeuqQSyYXHxBQMTBWBFf0lmYQyElTk/Jy5nWWM2lkkMyD5wiBRd1gn4Qh1XeQW2KNhDxV6mDRCATKz/S4cSb+dOC9+leC15BPP1G6O0dQ==; 24:VCUY8huUgCyXPFdtQnUdJQiVMDLRhfB1oQtF+5CjFVu/DRxFrijt4+qyWbYMvKg9XZ/MLVIyWDwe4kdgJDaWmY+QvznsqcfcBHA3YIKLmBA= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: caviumnetworks.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Jan 2016 17:25:20.6517 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: BLUPR07MB610 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20160114_092545_335055_011D81ED X-CRM114-Status: GOOD ( 18.01 ) X-Spam-Score: -1.9 (-) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: pinskia@gmail.com, Prasun.Kapoor@caviumnetworks.com, schwab@suse.de, broonie@kernel.org, heiko.carstens@de.ibm.com, agraf@suse.de, klimov.linux@gmail.com, Andrew Pinski , ynorov@caviumnetworks.com, jan.dakinevich@gmail.com, schwidefsky@de.ibm.com, Nathan_Lynch@mentor.com, Philipp Tomsich , joseph@codesourcery.com, christoph.muellner@theobroma-systems.com Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Spam-Status: No, score=-4.2 required=5.0 tests=BAD_ENC_HEADER,BAYES_00, RCVD_IN_DNSWL_MED, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Based on patch of Andrew Pinski. This patch introduces is_a32_compat_task and is_a32_thread so it is easier to say this is a a32 specific thread or a generic compat thread/task. Corresponding functions are located in to avoid mess in headers. Some files include both and , and this is wrong because has already included. It was fixed too. Reviewed-by: David Daney Signed-off-by: Philipp Tomsich Signed-off-by: Christoph Muellner Signed-off-by: Yury Norov Signed-off-by: Andrew Pinski --- arch/arm64/include/asm/compat.h | 19 ++---------- arch/arm64/include/asm/elf.h | 7 ++--- arch/arm64/include/asm/is_compat.h | 58 ++++++++++++++++++++++++++++++++++++ arch/arm64/include/asm/memory.h | 3 +- arch/arm64/include/asm/processor.h | 5 ++-- arch/arm64/include/asm/thread_info.h | 2 +- arch/arm64/kernel/hw_breakpoint.c | 10 +++---- arch/arm64/kernel/perf_regs.c | 2 +- arch/arm64/kernel/process.c | 5 ++-- arch/arm64/kernel/ptrace.c | 9 +++--- arch/arm64/kernel/signal.c | 4 +-- arch/arm64/kernel/traps.c | 3 +- 12 files changed, 84 insertions(+), 43 deletions(-) create mode 100644 arch/arm64/include/asm/is_compat.h diff --git a/arch/arm64/include/asm/compat.h b/arch/arm64/include/asm/compat.h index eb8432b..df2f72d 100644 --- a/arch/arm64/include/asm/compat.h +++ b/arch/arm64/include/asm/compat.h @@ -24,6 +24,8 @@ #include #include +#include + #define COMPAT_USER_HZ 100 #ifdef __AARCH64EB__ #define COMPAT_UTS_MACHINE "armv8b\0\0" @@ -298,23 +300,6 @@ struct compat_shmid64_ds { compat_ulong_t __unused5; }; -static inline int is_compat_task(void) -{ - return test_thread_flag(TIF_32BIT); -} - -static inline int is_compat_thread(struct thread_info *thread) -{ - return test_ti_thread_flag(thread, TIF_32BIT); -} - -#else /* !CONFIG_COMPAT */ - -static inline int is_compat_thread(struct thread_info *thread) -{ - return 0; -} - #endif /* CONFIG_COMPAT */ #endif /* __KERNEL__ */ #endif /* __ASM_COMPAT_H */ diff --git a/arch/arm64/include/asm/elf.h b/arch/arm64/include/asm/elf.h index faad6df..2f62ded 100644 --- a/arch/arm64/include/asm/elf.h +++ b/arch/arm64/include/asm/elf.h @@ -16,6 +16,7 @@ #ifndef __ASM_ELF_H #define __ASM_ELF_H +#include #include /* @@ -148,13 +149,9 @@ extern int arch_setup_additional_pages(struct linux_binprm *bprm, int uses_interp); /* 1GB of VA */ -#ifdef CONFIG_COMPAT -#define STACK_RND_MASK (test_thread_flag(TIF_32BIT) ? \ +#define STACK_RND_MASK (is_compat_task() ? \ 0x7ff >> (PAGE_SHIFT - 12) : \ 0x3ffff >> (PAGE_SHIFT - 12)) -#else -#define STACK_RND_MASK (0x3ffff >> (PAGE_SHIFT - 12)) -#endif #ifdef CONFIG_COMPAT diff --git a/arch/arm64/include/asm/is_compat.h b/arch/arm64/include/asm/is_compat.h new file mode 100644 index 0000000..6139b5a --- /dev/null +++ b/arch/arm64/include/asm/is_compat.h @@ -0,0 +1,58 @@ +/* + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program. If not, see . + */ + +#ifndef __ASM_IS_COMPAT_H +#define __ASM_IS_COMPAT_H +#ifndef __ASSEMBLY__ + +#include + +#ifdef CONFIG_AARCH32_EL0 + +static inline int is_a32_compat_task(void) +{ + return test_thread_flag(TIF_32BIT); +} + +static inline int is_a32_compat_thread(struct thread_info *thread) +{ + return test_ti_thread_flag(thread, TIF_32BIT); +} + +#else + +static inline int is_a32_compat_task(void) + +{ + return 0; +} + +static inline int is_a32_compat_thread(struct thread_info *thread) +{ + return 0; +} + +#endif /* CONFIG_AARCH32_EL0 */ + +#ifdef CONFIG_COMPAT + +static inline int is_compat_task(void) +{ + return is_a32_compat_task(); +} + +#endif /* CONFIG_COMPAT */ + +#endif /* !__ASSEMBLY__ */ +#endif /* __ASM_IS_COMPAT_H */ diff --git a/arch/arm64/include/asm/memory.h b/arch/arm64/include/asm/memory.h index 853953c..5ec1b74 100644 --- a/arch/arm64/include/asm/memory.h +++ b/arch/arm64/include/asm/memory.h @@ -25,6 +25,7 @@ #include #include #include +#include /* * Allow for constants defined here to be used from assembly code @@ -60,7 +61,7 @@ #ifdef CONFIG_COMPAT #define TASK_SIZE_32 UL(0x100000000) -#define TASK_SIZE (test_thread_flag(TIF_32BIT) ? \ +#define TASK_SIZE (is_compat_task() ? \ TASK_SIZE_32 : TASK_SIZE_64) #define TASK_SIZE_OF(tsk) (test_tsk_thread_flag(tsk, TIF_32BIT) ? \ TASK_SIZE_32 : TASK_SIZE_64) diff --git a/arch/arm64/include/asm/processor.h b/arch/arm64/include/asm/processor.h index 9c4d95d..e4e56ae 100644 --- a/arch/arm64/include/asm/processor.h +++ b/arch/arm64/include/asm/processor.h @@ -29,6 +29,7 @@ #include +#include #include #include #include @@ -39,7 +40,7 @@ #define STACK_TOP_MAX TASK_SIZE_64 #ifdef CONFIG_COMPAT #define AARCH32_VECTORS_BASE 0xffff0000 -#define STACK_TOP (test_thread_flag(TIF_32BIT) ? \ +#define STACK_TOP (is_compat_task() ? \ AARCH32_VECTORS_BASE : STACK_TOP_MAX) #else #define STACK_TOP STACK_TOP_MAX @@ -92,7 +93,7 @@ struct thread_struct { #define task_user_tls(t) \ ({ \ unsigned long *__tls; \ - if (is_compat_thread(task_thread_info(t))) \ + if (is_a32_compat_thread(task_thread_info(t))) \ __tls = &(t)->thread.tp2_value; \ else \ __tls = &(t)->thread.tp_value; \ diff --git a/arch/arm64/include/asm/thread_info.h b/arch/arm64/include/asm/thread_info.h index 90c7ff2..dd046c5 100644 --- a/arch/arm64/include/asm/thread_info.h +++ b/arch/arm64/include/asm/thread_info.h @@ -112,7 +112,7 @@ static inline struct thread_info *current_thread_info(void) #define TIF_FREEZE 19 #define TIF_RESTORE_SIGMASK 20 #define TIF_SINGLESTEP 21 -#define TIF_32BIT 22 /* 32bit process */ +#define TIF_32BIT 22 /* AARCH32 process */ #define _TIF_SIGPENDING (1 << TIF_SIGPENDING) #define _TIF_NEED_RESCHED (1 << TIF_NEED_RESCHED) diff --git a/arch/arm64/kernel/hw_breakpoint.c b/arch/arm64/kernel/hw_breakpoint.c index b45c95d..baa1eba 100644 --- a/arch/arm64/kernel/hw_breakpoint.c +++ b/arch/arm64/kernel/hw_breakpoint.c @@ -164,7 +164,7 @@ enum hw_breakpoint_ops { HW_BREAKPOINT_RESTORE }; -static int is_compat_bp(struct perf_event *bp) +static int is_a32_compat_bp(struct perf_event *bp) { struct task_struct *tsk = bp->hw.target; @@ -175,7 +175,7 @@ static int is_compat_bp(struct perf_event *bp) * deprecated behaviour if we use unaligned watchpoints in * AArch64 state. */ - return tsk && is_compat_thread(task_thread_info(tsk)); + return tsk && is_a32_compat_thread(task_thread_info(tsk)); } /** @@ -435,7 +435,7 @@ static int arch_build_bp_info(struct perf_event *bp) * Watchpoints can be of length 1, 2, 4 or 8 bytes. */ if (info->ctrl.type == ARM_BREAKPOINT_EXECUTE) { - if (is_compat_bp(bp)) { + if (is_a32_compat_bp(bp)) { if (info->ctrl.len != ARM_BREAKPOINT_LEN_2 && info->ctrl.len != ARM_BREAKPOINT_LEN_4) return -EINVAL; @@ -492,7 +492,7 @@ int arch_validate_hwbkpt_settings(struct perf_event *bp) * AArch32 tasks expect some simple alignment fixups, so emulate * that here. */ - if (is_compat_bp(bp)) { + if (is_a32_compat_bp(bp)) { if (info->ctrl.len == ARM_BREAKPOINT_LEN_8) alignment_mask = 0x7; else @@ -679,7 +679,7 @@ static int watchpoint_handler(unsigned long addr, unsigned int esr, info = counter_arch_bp(wp); /* AArch32 watchpoints are either 4 or 8 bytes aligned. */ - if (is_compat_task()) { + if (is_a32_compat_task()) { if (info->ctrl.len == ARM_BREAKPOINT_LEN_8) alignment_mask = 0x7; else diff --git a/arch/arm64/kernel/perf_regs.c b/arch/arm64/kernel/perf_regs.c index 3f62b35..a79058f 100644 --- a/arch/arm64/kernel/perf_regs.c +++ b/arch/arm64/kernel/perf_regs.c @@ -45,7 +45,7 @@ int perf_reg_validate(u64 mask) u64 perf_reg_abi(struct task_struct *task) { - if (is_compat_thread(task_thread_info(task))) + if (is_a32_compat_thread(task_thread_info(task))) return PERF_SAMPLE_REGS_ABI_32; else return PERF_SAMPLE_REGS_ABI_64; diff --git a/arch/arm64/kernel/process.c b/arch/arm64/kernel/process.c index f75b540..251e1f7 100644 --- a/arch/arm64/kernel/process.c +++ b/arch/arm64/kernel/process.c @@ -46,7 +46,6 @@ #include #include -#include #include #include #include @@ -262,7 +261,7 @@ int copy_thread(unsigned long clone_flags, unsigned long stack_start, asm("mrs %0, tpidr_el0" : "=r" (*task_user_tls(p))); if (stack_start) { - if (is_compat_thread(task_thread_info(p))) + if (is_a32_compat_thread(task_thread_info(p))) childregs->compat_sp = stack_start; /* 16-byte aligned stack mandatory on AArch64 */ else if (stack_start & 15) @@ -299,7 +298,7 @@ static void tls_thread_switch(struct task_struct *next) *task_user_tls(current) = tpidr; tpidr = *task_user_tls(next); - tpidrro = is_compat_thread(task_thread_info(next)) ? + tpidrro = is_a32_compat_thread(task_thread_info(next)) ? next->thread.tp_value : 0; asm( diff --git a/arch/arm64/kernel/ptrace.c b/arch/arm64/kernel/ptrace.c index 6b02f26..c166548 100644 --- a/arch/arm64/kernel/ptrace.c +++ b/arch/arm64/kernel/ptrace.c @@ -38,7 +38,6 @@ #include #include -#include #include #include #include @@ -79,7 +78,7 @@ static void ptrace_hbptriggered(struct perf_event *bp, #ifdef CONFIG_AARCH32_EL0 int i; - if (!is_compat_task()) + if (!is_a32_compat_task()) goto send_sig; for (i = 0; i < ARM_MAX_BRP; ++i) { @@ -1197,9 +1196,9 @@ const struct user_regset_view *task_user_regset_view(struct task_struct *task) * 32-bit children use an extended user_aarch32_ptrace_view to allow * access to the TLS register. */ - if (is_compat_task()) + if (is_a32_compat_task()) return &user_aarch32_view; - else if (is_compat_thread(task_thread_info(task))) + else if (is_a32_compat_thread(task_thread_info(task))) return &user_aarch32_ptrace_view; #endif return &user_aarch64_view; @@ -1226,7 +1225,7 @@ static void tracehook_report_syscall(struct pt_regs *regs, * A scratch register (ip(r12) on AArch32, x7 on AArch64) is * used to denote syscall entry/exit: */ - regno = (is_compat_task() ? 12 : 7); + regno = (is_a32_compat_task() ? 12 : 7); saved_reg = regs->regs[regno]; regs->regs[regno] = dir; diff --git a/arch/arm64/kernel/signal.c b/arch/arm64/kernel/signal.c index e18c48c..65baaef 100644 --- a/arch/arm64/kernel/signal.c +++ b/arch/arm64/kernel/signal.c @@ -276,7 +276,7 @@ static int setup_rt_frame(int usig, struct ksignal *ksig, sigset_t *set, static void setup_restart_syscall(struct pt_regs *regs) { - if (is_compat_task()) + if (is_a32_compat_task()) compat_setup_restart_syscall(regs); else regs->regs[8] = __NR_restart_syscall; @@ -295,7 +295,7 @@ static void handle_signal(struct ksignal *ksig, struct pt_regs *regs) /* * Set up the stack frame */ - if (is_compat_task()) { + if (is_a32_compat_task()) { if (ksig->ka.sa.sa_flags & SA_SIGINFO) ret = compat_setup_rt_frame(usig, ksig, oldset, regs); else diff --git a/arch/arm64/kernel/traps.c b/arch/arm64/kernel/traps.c index b50fced..4115c44 100644 --- a/arch/arm64/kernel/traps.c +++ b/arch/arm64/kernel/traps.c @@ -18,6 +18,7 @@ */ #include +#include #include #include #include @@ -370,7 +371,7 @@ asmlinkage long do_ni_syscall(struct pt_regs *regs) { #ifdef CONFIG_AARCH32_EL0 long ret; - if (is_compat_task()) { + if (is_a32_compat_task()) { ret = compat_arm_syscall(regs); if (ret != -ENOSYS) return ret;