From patchwork Wed Jun 22 15:01:03 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 9193133 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 08CA7601C0 for ; Wed, 22 Jun 2016 15:03:28 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id ECB7424EE5 for ; Wed, 22 Jun 2016 15:03:27 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id DE833262FF; Wed, 22 Jun 2016 15:03:27 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-4.1 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_MED, T_DKIM_INVALID autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.9]) (using TLSv1.2 with cipher AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 5E25224EE5 for ; Wed, 22 Jun 2016 15:03:27 +0000 (UTC) Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.85_2 #1 (Red Hat Linux)) id 1bFjel-0007Aj-Fg; Wed, 22 Jun 2016 15:01:31 +0000 Received: from mail-io0-x22b.google.com ([2607:f8b0:4001:c06::22b]) by bombadil.infradead.org with esmtps (Exim 4.85_2 #1 (Red Hat Linux)) id 1bFjei-00071d-7X for linux-arm-kernel@lists.infradead.org; Wed, 22 Jun 2016 15:01:29 +0000 Received: by mail-io0-x22b.google.com with SMTP id t74so46298556ioi.0 for ; Wed, 22 Jun 2016 08:01:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=DUSKj2kEl11Gv7uylkyyXmKH/0qS1NZmr/6FO2MMxco=; b=SFXzyCAKfGUeR+RTMuXvwUpY45AlKoObH9jevxngrHs/Av92TAiJ9J8KwpRB0O9A0u eskxYwDfnsOGQWUdR+mKfCrx3aAnk1toDp33lOcf4XYICRgA7Kjmvd+qAX95Z8gUFpLJ MwHFrJCUDfvMSdZQ6zUGwqREKU0vsMsdcmpgM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=DUSKj2kEl11Gv7uylkyyXmKH/0qS1NZmr/6FO2MMxco=; b=Xo8RUGijfDzcwOn0/N77C991+Z26gu/Pg5sBqI5yuWOlBVbIZTdPMsEUGa5TSolFnZ obXLrGxJKpqd4ENmT96szhrqGJkuK1QNkNIrYgWwRU0UQRwrCUgNL1XdMVWytpI5GPg4 IAAVsdK/Rc9JQxMkNWeEcPxEO/B4J5DeqtT1gBNa+jN+UX9DyK5Fj5SkK5YCs7Elzxf/ B9I06LsvSqpi0K+o7jl/AMSpZF9cSm4CZstrWUqD7RvHl16Y2y5Fn0xVmjiiGPgNGRtB Bc1ZLu90j85ZP2SeQnvOZCyp5p93Jsfnjz6YF/OJviMJYdnIXnhFuRysUohhASllZgmG Af/A== X-Gm-Message-State: ALyK8tLztZt5/p/hz5c2KtiwcW3AfZagfKtrJ1vMaA0ZCXMIERD4YBnJAnntC2UGQrAbwo5g X-Received: by 10.107.3.143 with SMTP id e15mr42607013ioi.17.1466607666208; Wed, 22 Jun 2016 08:01:06 -0700 (PDT) Received: from t430.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id q137sm3996672itb.11.2016.06.22.08.01.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 22 Jun 2016 08:01:05 -0700 (PDT) From: Mathieu Poirier To: robh+dt@kernel.org, mark.rutland@arm.com Subject: [PATCH V2] coresight: document binding acronyms Date: Wed, 22 Jun 2016 09:01:03 -0600 Message-Id: <1466607663-22599-1-git-send-email-mathieu.poirier@linaro.org> X-Mailer: git-send-email 2.7.4 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20160622_080128_494402_7B7ACA24 X-CRM114-Status: GOOD ( 10.22 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.20 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Suzuki.Poulose@arm.com, linux-kernel@vger.kernel.org, sudeep.holla@arm.com, olof@lixom.net, linux-arm-kernel@lists.infradead.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP It can be hard for people not familiar with the CoreSight IP blocks to make sense of the acronyms found in the current bindings. As such this patch expands each acronym in the hope of providing a better description of the IP block they represent. Signed-off-by: Mathieu Poirier Acked-by: Sudeep Holla Reviewed-by: Suzuki K Poulose --- .../devicetree/bindings/arm/coresight.txt | 35 +++++++++++++++++----- 1 file changed, 27 insertions(+), 8 deletions(-) Changes since V1: - Expanded ETB, ETF and ETR acronyms. - Added note about using the same binding for all 3 modes (ETB, ETF, ETR). diff --git a/Documentation/devicetree/bindings/arm/coresight.txt b/Documentation/devicetree/bindings/arm/coresight.txt index 93147c0c8a0e..fcbae6a5e6c1 100644 --- a/Documentation/devicetree/bindings/arm/coresight.txt +++ b/Documentation/devicetree/bindings/arm/coresight.txt @@ -12,14 +12,33 @@ its hardware characteristcs. * compatible: These have to be supplemented with "arm,primecell" as drivers are using the AMBA bus interface. Possible values include: - - "arm,coresight-etb10", "arm,primecell"; - - "arm,coresight-tpiu", "arm,primecell"; - - "arm,coresight-tmc", "arm,primecell"; - - "arm,coresight-funnel", "arm,primecell"; - - "arm,coresight-etm3x", "arm,primecell"; - - "arm,coresight-etm4x", "arm,primecell"; - - "qcom,coresight-replicator1x", "arm,primecell"; - - "arm,coresight-stm", "arm,primecell"; [1] + - Embedded Trace Buffer (version 1.0): + "arm,coresight-etb10", "arm,primecell"; + + - Trace Port Interface Unit: + "arm,coresight-tpiu", "arm,primecell"; + + - Trace Memory Controller, used for Embedded Trace Buffer(ETB), + Embedded Trace FIFO(ETF) and Embedded Trace Router(ETR) + configuration. The configuration mode (ETB, ETF, ETR) is + discovered at boot time when the device is probed. + "arm,coresight-tmc", "arm,primecell"; + + - Trace Funnel: + "arm,coresight-funnel", "arm,primecell"; + + - Embedded Trace Macrocell (version 3.x) and + Program Flow Trace Macrocell: + "arm,coresight-etm3x", "arm,primecell"; + + - Embedded Trace Macrocell (version 4.x): + "arm,coresight-etm4x", "arm,primecell"; + + - Qualcomm Configurable Replicator (version 1.x): + "qcom,coresight-replicator1x", "arm,primecell"; + + - System Trace Macrocell: + "arm,coresight-stm", "arm,primecell"; [1] * reg: physical base address and length of the register set(s) of the component.