From patchwork Fri Nov 3 03:27:42 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shanker Donthineni X-Patchwork-Id: 10039483 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 8F94D600C5 for ; Fri, 3 Nov 2017 03:29:12 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 81779294B3 for ; Fri, 3 Nov 2017 03:29:12 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 7605D294B5; Fri, 3 Nov 2017 03:29:12 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-4.2 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_MED autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 1F508294B3 for ; Fri, 3 Nov 2017 03:29:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=94TsCDNg59NkUpbtC/TxSpOYRyNTEEA1GzjzVmSpFtQ=; b=nifk8DxJx63kCTRKAkdfBON1sy L0RPcufS90DqilfmjooKqLs1rO73TLe7LUIsOi7xIdfXw1AKPC8sVoGhvJadiXcizuE9K24cuOV1a a5btvw/5eFUQBn2OB2yRnp9LmGihiCN1Ef38ivEONBgyKCAEJBD3A06f7+eFf6k6npcFro7c876Q/ r9qCUEHu+P2dbR1GNRyB007NCzXe9FipZtXe3L2zX60dq6f0K/mjsp56AX1oc1V/URWiVrapBkSVY AJBdP4421RIdPdOvkzXLpWJDdeFZMvB/BHF/9WRhAseY4SmXqS9H5G/wmN3IkGwJOk/lfJdzXABff OfFUvjWA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1eASfP-0001SD-CA; Fri, 03 Nov 2017 03:29:11 +0000 Received: from smtp.codeaurora.org ([198.145.29.96]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1eASem-0000hU-Jj for linux-arm-kernel@lists.infradead.org; Fri, 03 Nov 2017 03:28:36 +0000 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 1CBC6607DF; Fri, 3 Nov 2017 03:28:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1509679693; bh=40RXlds3k4X2gsDTXmoH8pa2UNPW1bbDEElOUFQgS7I=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=UfiBrDWArQjf2MdP7L9SKlcrfGOLdANzhBNSiFqW8HNX5gb+8ylOn1cnZaKhsoOq4 +x5gkK7jgaF4AaOwGGK4FZyt4mqgpm9iKxbohRz0XOqRqQA5D/IhV8JXWw+785PygV aVVX1881VukpNnPj8bieNStuHQ0ja2MvuLrtLid8= Received: from shankerd-ubuntu.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: shankerd@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 6E8EE606B7; Fri, 3 Nov 2017 03:28:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1509679692; bh=40RXlds3k4X2gsDTXmoH8pa2UNPW1bbDEElOUFQgS7I=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=jrDXGLmuWxtduJxjdj/7T4dF2OINdnFxqT9aIIcxE4sXc2BGkMh3Wrgch9jL40g0X IEcy7WXUmrObA+YzNOBehe91F2vFJVfB+8fmzO9aYHvZl3royr3tdLJmlZLAr6GajT Dr2GkP+cljcmnY38oDpjq1Q8reJPLYZqo/pRGiSg= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 6E8EE606B7 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=shankerd@codeaurora.org From: Shanker Donthineni To: Will Deacon , Marc Zyngier , linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/3] arm64: Define cputype macros for Falkor CPU Date: Thu, 2 Nov 2017 22:27:42 -0500 Message-Id: <1509679664-3749-2-git-send-email-shankerd@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1509679664-3749-1-git-send-email-shankerd@codeaurora.org> References: <1509679664-3749-1-git-send-email-shankerd@codeaurora.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20171102_202832_763906_304FEF4A X-CRM114-Status: GOOD ( 10.50 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: linux-efi@vger.kernel.org, Ard Biesheuvel , Matt Fleming , Catalin Marinas , Neil Leeder , linux-kernel@vger.kernel.org, Shanker Donthineni , kvmarm@lists.cs.columbia.edu, Christoffer Dall MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP Add cputype definition macros for Qualcomm Datacenter Technologies Falkor CPU in cputype.h. It's unfortunate that the first revision of the Falkor CPU used the wrong part number 0x800, got fixed in v2 chip with part number 0xC00, and would be used the same value for future revisions. Signed-off-by: Shanker Donthineni Signed-off-by: Neil Leeder --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 235e77d..cbf08d7 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -91,6 +91,7 @@ #define BRCM_CPU_PART_VULCAN 0x516 #define QCOM_CPU_PART_FALKOR_V1 0x800 +#define QCOM_CPU_PART_FALKOR 0xC00 #define MIDR_CORTEX_A53 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A53) #define MIDR_CORTEX_A57 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A57) @@ -99,6 +100,7 @@ #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) #define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX) #define MIDR_QCOM_FALKOR_V1 MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_FALKOR_V1) +#define MIDR_QCOM_FALKOR MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_FALKOR) #ifndef __ASSEMBLY__