From patchwork Tue Dec 19 15:55:00 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sricharan Ramabadhran X-Patchwork-Id: 10123603 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 7F6076019C for ; Tue, 19 Dec 2017 16:01:04 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 6CADD292F8 for ; Tue, 19 Dec 2017 16:01:04 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 604D82930E; Tue, 19 Dec 2017 16:01:04 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-4.2 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_MED autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id C6CE7292F8 for ; Tue, 19 Dec 2017 16:01:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=eh4383RAk34U5X1PC7edoIGA8F0uneZWqLyNS6mzuLM=; b=ssl82x83dd/lGooCq84CYaFOA8 G773ISS6xnJsb4PZzELHc/yR+qT2huvLC9s4RMYAjm5eqRvuaHVm73Y6s6IKZ8+zE6lXa+ZyAEDFY +5UpE/zONMvcgIaYJLZDcEuIADqmAG6tWCLg08TSwky2481w+qxUDLz23RRdoik/7/+HH3NZGqqUm m3cCKZWLO/LFAjauOsiG+57MUMJLfgL3O885yV/nnDu+FTr7oYTaZdY2WM/8pablm4Nn/2jkT3rdb ENkh7tAeOeEPhVdL9RK9zP1YUjIQCfANK0zmWCLrHbmpNKBIJN7PAFiwANscEAfeg9kb4xc/sJaXj OJovfEYg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.89 #1 (Red Hat Linux)) id 1eRKKB-00009D-Ob; Tue, 19 Dec 2017 16:00:59 +0000 Received: from smtp.codeaurora.org ([198.145.29.96]) by bombadil.infradead.org with esmtps (Exim 4.89 #1 (Red Hat Linux)) id 1eRKGu-0006S0-Ji for linux-arm-kernel@lists.infradead.org; Tue, 19 Dec 2017 15:57:52 +0000 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id DAE6360541; Tue, 19 Dec 2017 15:57:35 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1513699055; bh=ByFynB6peHgZDSuw0MBy3lAnSL4Qo/HQMcICX5yanw8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ZPjaUvz7r4ALnAL5bwy8t+o8YzAe6fdyNE5A2JWfqhurS6FgW5WuyOhQWcaFEwO4Q QN7jMN8dZxOE0K9koIEtT0YXnJinaaBCiR5saUUM9AGnOhpE2X0M+MkLLqnA67+GWE 3xieKG3GiEPAppXEniOCRCpgGW965frxED41dPqw= Received: from srichara-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: sricharan@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id A7C3260B0E; Tue, 19 Dec 2017 15:57:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1513699055; bh=ByFynB6peHgZDSuw0MBy3lAnSL4Qo/HQMcICX5yanw8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ZPjaUvz7r4ALnAL5bwy8t+o8YzAe6fdyNE5A2JWfqhurS6FgW5WuyOhQWcaFEwO4Q QN7jMN8dZxOE0K9koIEtT0YXnJinaaBCiR5saUUM9AGnOhpE2X0M+MkLLqnA67+GWE 3xieKG3GiEPAppXEniOCRCpgGW965frxED41dPqw= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org A7C3260B0E Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=sricharan@codeaurora.org From: Sricharan R To: robh+dt@kernel.org, mark.rutland@arm.com, mturquette@baylibre.com, sboyd@codeaurora.org, linux@armlinux.org.uk, andy.gross@linaro.org, david.brown@linaro.org, rjw@rjwysocki.net, viresh.kumar@linaro.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-pm@vger.kernel.org Subject: [PATCH v5 15/15] devicetree: bindings: Document qcom,pvs Date: Tue, 19 Dec 2017 21:25:00 +0530 Message-Id: <1513698900-10638-16-git-send-email-sricharan@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1513698900-10638-1-git-send-email-sricharan@codeaurora.org> References: <1513698900-10638-1-git-send-email-sricharan@codeaurora.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20171219_075736_875336_26FE1C2B X-CRM114-Status: GOOD ( 13.48 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: sricharan@codeaurora.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Stephen Boyd Signed-off-by: Stephen Boyd --- .../devicetree/bindings/arm/msm/qcom,pvs.txt | 91 ++++++++++++++++++++++ 1 file changed, 91 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/msm/qcom,pvs.txt diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,pvs.txt b/Documentation/devicetree/bindings/arm/msm/qcom,pvs.txt new file mode 100644 index 0000000..260f537 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/msm/qcom,pvs.txt @@ -0,0 +1,91 @@ +Qualcomm Process Voltage Scaling Tables + +The node name is required to be "qcom,pvs". There shall only be one +such node present in the root of the tree. + +PROPERTIES + +- qcom,pvs-format-a or qcom,pvs-format-b: + Usage: required + Value type: + Definition: Indicates where and how to read and interpret the efuse registers. + Based on that the opp-microvolt- is extended with the right + speedXX-PVSXX-versionXX string. The cpu opp-table should be populated + with the operating-points-v2 binding and each opp must have the voltage + specified for all combinations of opp-microvolt-. + +Example: + + cpu@0 { + compatible = "qcom,krait"; + enable-method = "qcom,kpss-acc-v1"; + device_type = "cpu"; + reg = <0>; + qcom,acc = <&acc0>; + qcom,saw = <&saw0>; + clocks = <&kraitcc 0>; + clock-names = "cpu"; + cpu-supply = <&smb208_s2a>; + operating-points-v2 = <&cpu_opp_table>; + }; + + qcom,pvs { + qcom,pvs-format-a; + }; + + + cpu_opp_table: opp_table { + compatible = "operating-points-v2"; + + /* + * Missing opp-shared property means CPUs switch DVFS states + * independently. + */ + + opp-1400000000 { + opp-hz = /bits/ 64 <1400000000>; + opp-microvolt-speed0-pvs0-v0 = <1250000>; + opp-microvolt-speed0-pvs1-v0 = <1175000>; + opp-microvolt-speed0-pvs2-v0 = <1125000>; + opp-microvolt-speed0-pvs3-v0 = <1050000>; + + }; + opp-800000000 { + opp-hz = /bits/ 64 <800000000>; + opp-microvolt-speed0-pvs0-v0 = <1100000>; + opp-microvolt-speed0-pvs1-v0 = <1025000>; + opp-microvolt-speed0-pvs2-v0 = <995000>; + opp-microvolt-speed0-pvs3-v0 = <900000>; + + }; + opp-384000000 { + opp-hz = /bits/ 64 <384000000>; + opp-microvolt-speed0-pvs0-v0 = <1000000>; + opp-microvolt-speed0-pvs1-v0 = <925000>; + opp-microvolt-speed0-pvs2-v0 = <875000>; + opp-microvolt-speed0-pvs3-v0 = <800000>; + }; + opp-1000000000 { + opp-hz = /bits/ 64 <1000000000>; + opp-microvolt-speed0-pvs0-v0 = <1150000>; + opp-microvolt-speed0-pvs1-v0 = <1075000>; + opp-microvolt-speed0-pvs2-v0 = <1025000>; + opp-microvolt-speed0-pvs3-v0 = <950000>; + + }; + opp-600000000 { + opp-hz = /bits/ 64 <600000000>; + opp-microvolt-speed0-pvs0-v0 = <1050000>; + opp-microvolt-speed0-pvs1-v0 = <975000>; + opp-microvolt-speed0-pvs2-v0 = <925000>; + opp-microvolt-speed0-pvs3-v0 = <850000>; + }; + opp-1200000000 { + opp-hz = /bits/ 64 <1200000000>; + opp-microvolt-speed0-pvs0-v0 = <1200000>; + opp-microvolt-speed0-pvs1-v0 = <1125000>; + opp-microvolt-speed0-pvs2-v0 = <1075000>; + opp-microvolt-speed0-pvs3-v0 = <1000000>; + }; + }; +