From patchwork Mon Feb 26 09:53:31 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sricharan Ramabadhran X-Patchwork-Id: 10241971 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id C5E2560208 for ; Mon, 26 Feb 2018 10:16:10 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id AEB0D29F0E for ; Mon, 26 Feb 2018 10:16:10 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id A326929F31; Mon, 26 Feb 2018 10:16:10 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id A4EE329F0E for ; Mon, 26 Feb 2018 10:16:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=txjZkpl1km9YQZkKNpobvhfGRsMbVP8IOB9wZF/cfYw=; b=j8s5n5Ucdo1xV4+o/r1coBr2NM 01eDSmnsR2dMOwvL1MQ+/6M3G8t0kLZZLtA3YGGu+bGBTrzvFbMm4YwRhwedeuz/TeOlA4aJM8ZLj 0WsduUE/6B7lJB6BJ3u0FwWncSpezwZX3uodL6NEgfSQ/FwR0zK1eUzJFKKKGM8/D+XpdYT7VIt8v FPZSEeMi7Om8nIuOs2/wSUQXvOi6o7zBN7it5hDaNIVNla9286X4+/ROUdzeO83etWWCWXDwDvP6t rw5tFDcDDLOXoesf22Aia/2R3PIWXxNBj7JA/LrYSeeKERy9gtGzjSvk2v9baUCWG7/s0/d3AaaRP MZKNHD/g==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.89 #1 (Red Hat Linux)) id 1eqFpA-0005i0-00; Mon, 26 Feb 2018 10:16:00 +0000 Received: from casper.infradead.org ([2001:8b0:10b:1236::1]) by bombadil.infradead.org with esmtps (Exim 4.89 #1 (Red Hat Linux)) id 1eqFoO-0003hR-C6 for linux-arm-kernel@bombadil.infradead.org; Mon, 26 Feb 2018 10:15:12 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=casper.20170209; h=References:In-Reply-To:Message-Id:Date: Subject:Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=aT6oXRtW9A2vsnvVtJYShbXium7YKGHTXs4A/IooVF8=; b=RZ1SABfqBIt1OCBaxUla4QP/D ZNR6zHTew9u0fmIUBQ+shQra5PoDt4N+Ny0/1A1q1KRCmu+ay4gF8pZLBwFhpr6A7ZZREZJWA5reA o4xueugDFv8i+rR5pk1qMto8evF/fOwMb7AFNKo8LkOvRvdpSGk/2xwBWY18xoiDvetnZuR9jrvIr +znwDlkd3LspF1eJiLLUaovV9Ikaex6JH6allefjH/n8dddNG5raqSxd8q+UMuo3Hx6C8bKpX87bL /u5JwU0KnaqNlTML8Peyon0XzggSnmV3Am/2leR/e03n8PpHlwoy6PSQKO9sDg8EtWLoxEBT68GyM 4YXQlyXlw==; Received: from smtp.codeaurora.org ([198.145.29.96]) by casper.infradead.org with esmtps (Exim 4.89 #1 (Red Hat Linux)) id 1eqFVT-0001Wm-BY for linux-arm-kernel@lists.infradead.org; Mon, 26 Feb 2018 09:55:41 +0000 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 4000960F6E; Mon, 26 Feb 2018 09:55:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1519638925; bh=c4tpwIKXjU593O80wZzvJ6JTefYQn+eMCf2vyD+w1RA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=becPBdC0knRbnzaNT1RWarKbgjSmkDJ6Wgxo0XZLQzBkJXS3mLqX/L8EoFnW1k92m 080EW5+DFYQfjlPXfAC2bKJ+hJ2F4y7wUtsNUC9rJTTLI9s7Ul/IosyfqS6p4EkDpQ aZrNB8oc/253IQKuVIjFTnQcFN3/raOu5RdCVbC8= Received: from srichara-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: sricharan@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 8824761135; Mon, 26 Feb 2018 09:55:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1519638917; bh=c4tpwIKXjU593O80wZzvJ6JTefYQn+eMCf2vyD+w1RA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=HWNEwnGd9Yb8tTv562zjBUpZYb09PqAIgBNS1NfTeW97M5Y1cITn7F9AtGwO07DA5 xUZtgUiw+hbi5WRiUGbUH9shTLXLADuc9ebJs3hSzmBNSrW+/+GXCIZKQFsaZKk/jL P0KOUBKaOUqus99tVowNTJKB+5mgcKOd2uFvnkVg= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 8824761135 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=sricharan@codeaurora.org From: Sricharan R To: viresh.kumar@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, mturquette@baylibre.com, sboyd@codeaurora.org, linux@armlinux.org.uk, andy.gross@linaro.org, david.brown@linaro.org, rjw@rjwysocki.net, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-pm@vger.kernel.org, robh@kernel.org Subject: [PATCH v7 15/15] dt-bindings: cpufreq: Document operating-points-v2-krait-cpu Date: Mon, 26 Feb 2018 15:23:31 +0530 Message-Id: <1519638811-17269-16-git-send-email-sricharan@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1519638811-17269-1-git-send-email-sricharan@codeaurora.org> References: <1519638811-17269-1-git-send-email-sricharan@codeaurora.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20180226_095539_666245_43590330 X-CRM114-Status: GOOD ( 14.59 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: sricharan@codeaurora.org MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP In Certain QCOM SoCs like ipq8064, apq8064, msm8960, msm8974 that has KRAIT processors the voltage/current value of each OPP varies based on the silicon variant in use. operating-points-v2-krait-cpu specifies the phandle to nvmem efuse cells and the operating-points-v2 table for each opp. The qcom-cpufreq driver reads the efuse value from the SoC to provide the required information that is used to determine the voltage and current value for each OPP of operating-points-v2 table when it is parsed by the OPP framework. Signed-off-by: Sricharan R --- .../devicetree/bindings/cpufreq/krait-cpufreq.txt | 363 +++++++++++++++++++++ 1 file changed, 363 insertions(+) create mode 100644 Documentation/devicetree/bindings/cpufreq/krait-cpufreq.txt diff --git a/Documentation/devicetree/bindings/cpufreq/krait-cpufreq.txt b/Documentation/devicetree/bindings/cpufreq/krait-cpufreq.txt new file mode 100644 index 0000000..7b083c7 --- /dev/null +++ b/Documentation/devicetree/bindings/cpufreq/krait-cpufreq.txt @@ -0,0 +1,363 @@ +QCOM KRAIT CPUFreq and OPP bindings +=================================== + +In Certain QCOM SoCs like ipq8064, apq8064, msm8960, msm8974 +that has KRAIT processors the voltage value of each OPP varies +based on the silicon variant in use. Qualcomm Process Voltage Scaling Tables +defines the voltage and current value based on the speed/pvs/version +combination blown in the efuse. The qcom-cpufreq driver reads the efuse +value from the SoC to provide the OPP framework with required information. +This is used to determine the voltage and current value for each OPP of +operating-points-v2 table when it is parsed by the OPP framework. + +Required properties: +-------------------- +In 'cpus' nodes: +- operating-points-v2: Phandle to the operating-points-v2 table to use. + +In 'operating-points-v2' table: +- compatible: Should be + - 'operating-points-v2-krait-cpu' for ipq8064, apq8064, msm8960, + msm8974. +- nvmem-cells: A phandle pointing to a nvmem-cells node representing the + efuse registers that has information about the + speedbin/pvs/version that is used to select the right + voltage/current value pair. Note that the length field of the + nvmem-cell is used to differentiate between format 'A' or 'B' + efuse settings. len of '4' bytes is for format 'A' and '8' + bytes for format 'B'. Please refer the for nvmem-cells + bindings Documentation/devicetree/bindings/nvmem/nvmem.txt + and also examples below for both the cases. +Example 1: +--------- + +/* For arch/arm/boot/dts/apq8064.dtsi --> format 'A' */ +cpus { + #address-cells = <1>; + #size-cells = <0>; + + CPU0: cpu@0 { + compatible = "qcom,krait"; + enable-method = "qcom,kpss-acc-v1"; + device_type = "cpu"; + reg = <0>; + next-level-cache = <&L2>; + qcom,acc = <&acc0>; + qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; + operating-points-v2 = <&cpu_opp_table>; + }; +}; + +qfprom: qfprom@700000 { + compatible = "qcom,qfprom"; + reg = <0x00700000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + pvs_efuse: pvs { + reg = <0xc0 0x4>; + }; +}; + +cpu_opp_table: opp-table { + compatible = "operating-points-v2-krait-cpu"; + nvmem-cells = <&pvs_efuse>; + + /* + * Missing opp-shared property means CPUs switch DVFS states + * independently. + */ + + opp-918000000 { + opp-hz = /bits/ 64 <918000000>; + opp-microvolt-speed0-pvs0-v0 = <1100000>; + opp-microvolt-speed0-pvs1-v0 = <1050000>; + opp-microvolt-speed0-pvs3-v0 = <1000000>; + opp-microvolt-speed0-pvs4-v0 = <975000>; + opp-microvolt-speed1-pvs0-v0 = <1025000>; + opp-microvolt-speed1-pvs1-v0 = <1000000>; + opp-microvolt-speed1-pvs2-v0 = <950000>; + opp-microvolt-speed1-pvs3-v0 = <925000>; + opp-microvolt-speed1-pvs4-v0 = <900000>; + opp-microvolt-speed1-pvs5-v0 = <900000>; + opp-microvolt-speed1-pvs6-v0 = <900000>; + opp-microvolt-speed2-pvs0-v0 = <975000>; + opp-microvolt-speed2-pvs1-v0 = <950000>; + opp-microvolt-speed2-pvs2-v0 = <925000>; + opp-microvolt-speed2-pvs3-v0 = <912500>; + opp-microvolt-speed2-pvs4-v0 = <900000>; + opp-microvolt-speed2-pvs5-v0 = <900000>; + opp-microvolt-speed2-pvs6-v0 = <900000>; + opp-microvolt-speed14-pvs0-v0 = <1025000>; + opp-microvolt-speed14-pvs1-v0 = <1000000>; + opp-microvolt-speed14-pvs2-v0 = <950000>; + opp-microvolt-speed14-pvs3-v0 = <925000>; + opp-microvolt-speed14-pvs4-v0 = <900000>; + opp-microvolt-speed14-pvs5-v0 = <900000>; + opp-microvolt-speed14-pvs6-v0 = <900000>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + opp-microvolt-speed0-pvs0-v0 = <1075000>; + opp-microvolt-speed0-pvs1-v0 = <1025000>; + opp-microvolt-speed0-pvs3-v0 = <975000>; + opp-microvolt-speed0-pvs3-v0 = <962500>; + opp-microvolt-speed1-pvs0-v0 = <1000000>; + opp-microvolt-speed1-pvs1-v0 = <975000>; + opp-microvolt-speed1-pvs2-v0 = <937500>; + opp-microvolt-speed1-pvs3-v0 = <900000>; + opp-microvolt-speed1-pvs4-v0 = <887500>; + opp-microvolt-speed1-pvs5-v0 = <887500>; + opp-microvolt-speed1-pvs6-v0 = <887500>; + opp-microvolt-speed2-pvs0-v0 = <962500>; + opp-microvolt-speed2-pvs1-v0 = <937500>; + opp-microvolt-speed2-pvs2-v0 = <912500>; + opp-microvolt-speed2-pvs3-v0 = <900000>; + opp-microvolt-speed2-pvs4-v0 = <887500>; + opp-microvolt-speed2-pvs5-v0 = <887500>; + opp-microvolt-speed2-pvs6-v0 = <887500>; + opp-microvolt-speed14-pvs0-v0 = <1000000>; + opp-microvolt-speed14-pvs1-v0 = <975000>; + opp-microvolt-speed14-pvs2-v0 = <937500>; + opp-microvolt-speed14-pvs3-v0 = <900000>; + opp-microvolt-speed14-pvs4-v0 = <887500>; + opp-microvolt-speed14-pvs5-v0 = <887500>; + opp-microvolt-speed14-pvs6-v0 = <887500>; + }; + + opp-702000000 { + opp-hz = /bits/ 64 <702000000>; + opp-microvolt-speed0-pvs0-v0 = <1025000>; + opp-microvolt-speed0-pvs1-v0 = <975000>; + opp-microvolt-speed0-pvs3-v0 = <925000>; + opp-microvolt-speed0-pvs3-v0 = <925000>; + opp-microvolt-speed1-pvs0-v0 = <962500>; + opp-microvolt-speed1-pvs1-v0 = <962500>; + opp-microvolt-speed1-pvs2-v0 = <925000>; + opp-microvolt-speed1-pvs3-v0 = <900000>; + opp-microvolt-speed1-pvs4-v0 = <875000>; + opp-microvolt-speed1-pvs5-v0 = <875000>; + opp-microvolt-speed1-pvs6-v0 = <875000>; + opp-microvolt-speed2-pvs0-v0 = <950000>; + opp-microvolt-speed2-pvs1-v0 = <925000>; + opp-microvolt-speed2-pvs2-v0 = <900000>; + opp-microvolt-speed2-pvs3-v0 = 900000>; + opp-microvolt-speed2-pvs4-v0 = <875000>; + opp-microvolt-speed2-pvs5-v0 = <875000>; + opp-microvolt-speed2-pvs6-v0 = <875000>; + opp-microvolt-speed14-pvs0-v0 = <962500>; + opp-microvolt-speed14-pvs1-v0 = <962500>; + opp-microvolt-speed14-pvs2-v0 = <925000>; + opp-microvolt-speed14-pvs3-v0 = <900000>; + opp-microvolt-speed14-pvs4-v0 = <875000>; + opp-microvolt-speed14-pvs5-v0 = <875000>; + opp-microvolt-speed14-pvs6-v0 = <875000>; + }; + + opp-594000000 { + opp-hz = /bits/ 64 <594000000>; + opp-microvolt-speed0-pvs0-v0 = <1000000>; + opp-microvolt-speed0-pvs1-v0 = <950000>; + opp-microvolt-speed0-pvs3-v0 = <900000>; + opp-microvolt-speed0-pvs3-v0 = <900000>; + opp-microvolt-speed1-pvs0-v0 = <950000>; + opp-microvolt-speed1-pvs1-v0 = <950000>; + opp-microvolt-speed1-pvs2-v0 = <925000>; + opp-microvolt-speed1-pvs3-v0 = <900000>; + opp-microvolt-speed1-pvs4-v0 = <875000>; + opp-microvolt-speed1-pvs5-v0 = <875000>; + opp-microvolt-speed1-pvs6-v0 = <875000>; + opp-microvolt-speed2-pvs0-v0 = <950000>; + opp-microvolt-speed2-pvs1-v0 = <925000>; + opp-microvolt-speed2-pvs2-v0 = <900000>; + opp-microvolt-speed2-pvs3-v0 = <900000>; + opp-microvolt-speed2-pvs4-v0 = <875000>; + opp-microvolt-speed2-pvs5-v0 = <875000>; + opp-microvolt-speed2-pvs6-v0 = <875000>; + opp-microvolt-speed14-pvs0-v0 = <950000>; + opp-microvolt-speed14-pvs1-v0 = <950000>; + opp-microvolt-speed14-pvs2-v0 = <925000>; + opp-microvolt-speed14-pvs3-v0 = <900000>; + opp-microvolt-speed14-pvs4-v0 = <875000>; + opp-microvolt-speed14-pvs5-v0 = <875000>; + opp-microvolt-speed14-pvs6-v0 = <875000>; + }; + + opp-486000000 { + opp-hz = /bits/ 64 <486000000>; + opp-microvolt-speed0-pvs0-v0 = <975000>; + opp-microvolt-speed0-pvs1-v0 = <925000>; + opp-microvolt-speed0-pvs3-v0 = <875000>; + opp-microvolt-speed0-pvs3-v0 = <875000>; + opp-microvolt-speed1-pvs0-v0 = <950000>; + opp-microvolt-speed1-pvs1-v0 = <950000>; + opp-microvolt-speed1-pvs2-v0 = <925000>; + opp-microvolt-speed1-pvs3-v0 = <900000>; + opp-microvolt-speed1-pvs4-v0 = <875000>; + opp-microvolt-speed1-pvs5-v0 = <875000>; + opp-microvolt-speed1-pvs6-v0 = <875000>; + opp-microvolt-speed2-pvs0-v0 = <950000>; + opp-microvolt-speed2-pvs1-v0 = <925000>; + opp-microvolt-speed2-pvs2-v0 = <900000>; + opp-microvolt-speed2-pvs3-v0 = <900000>; + opp-microvolt-speed2-pvs4-v0 = <875000>; + opp-microvolt-speed2-pvs5-v0 = <875000>; + opp-microvolt-speed2-pvs6-v0 = <875000>; + opp-microvolt-speed14-pvs0-v0 = <950000>; + opp-microvolt-speed14-pvs1-v0 = <950000>; + opp-microvolt-speed14-pvs2-v0 = <925000>; + opp-microvolt-speed14-pvs3-v0 = <900000>; + opp-microvolt-speed14-pvs4-v0 = <875000>; + opp-microvolt-speed14-pvs5-v0 = <875000>; + opp-microvolt-speed14-pvs6-v0 = <875000>; + }; + + opp-384000000 { + opp-hz = /bits/ 64 <384000000>; + opp-microvolt-speed0-pvs0-v0 = <950000>; + opp-microvolt-speed0-pvs1-v0 = <900000>; + opp-microvolt-speed0-pvs3-v0 = <850000>; + opp-microvolt-speed0-pvs3-v0 = <850000>; + opp-microvolt-speed1-pvs0-v0 = <950000>; + opp-microvolt-speed1-pvs1-v0 = <950000>; + opp-microvolt-speed1-pvs2-v0 = <925000>; + opp-microvolt-speed1-pvs3-v0 = <900000>; + opp-microvolt-speed1-pvs4-v0 = <875000>; + opp-microvolt-speed1-pvs5-v0 = <875000>; + opp-microvolt-speed1-pvs6-v0 = <875000>; + opp-microvolt-speed2-pvs0-v0 = <950000>; + opp-microvolt-speed2-pvs1-v0 = <925000>; + opp-microvolt-speed2-pvs2-v0 = <900000>; + opp-microvolt-speed2-pvs3-v0 = <900000>; + opp-microvolt-speed2-pvs4-v0 = <875000>; + opp-microvolt-speed2-pvs5-v0 = <875000>; + opp-microvolt-speed2-pvs6-v0 = <875000>; + opp-microvolt-speed14-pvs0-v0 = <950000>; + opp-microvolt-speed14-pvs1-v0 = <950000>; + opp-microvolt-speed14-pvs2-v0 = <925000>; + opp-microvolt-speed14-pvs3-v0 = <900000>; + opp-microvolt-speed14-pvs4-v0 = <875000>; + opp-microvolt-speed14-pvs5-v0 = <875000>; + opp-microvolt-speed14-pvs6-v0 = <875000>; + }; +}; + +EXAMPLE 2: +--------- +/* For arch/arm/boot/dts/qcom-msm8974.dtsi--> format 'B' */ + +qfprom: qfprom@700000 { + compatible = "qcom,qfprom"; + reg = <0x00700000 0x1000>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + pvs_efuse: pvs { + reg = <0xc0 0x8>; + }; +}; + +cpu_opp_table: opp-table { + compatible = "operating-points-v2-krait-cpu"; + nvmem-cells = <&pvs_efuse>; + + /* + * Missing opp-shared property means CPUs switch DVFS states + * independently. + */ + opp-960000000 { + opp-hz = /bits/ 64 <960000000>; + opp-microvolt-speed0-pvs0-v0 = <915000>; + opp-microvolt-speed0-pvs1-v0 = <895000>; + opp-microvolt-speed0-pvs2-v0 = <875000>; + opp-microvolt-speed0-pvs3-v0 = <860000>; + opp-microvolt-speed0-pvs4-v0 = <850000>; + opp-microvolt-speed0-pvs5-v0 = <840000>; + opp-microvolt-speed0-pvs6-v0 = <830000>; + opp-microvolt-speed2-pvs0-v0 = <875000>; + opp-microvolt-speed2-pvs1-v0 = <860000>; + opp-microvolt-speed2-pvs2-v0 = <845000>; + opp-microvolt-speed2-pvs3-v0 = <830000>; + opp-microvolt-speed2-pvs4-v0 = <820000>; + opp-microvolt-speed2-pvs5-v0 = <810000>; + opp-microvolt-speed2-pvs6-v0 = <800000>; + opp-microvolt-speed1-pvs0-v0 = <840000>; + opp-microvolt-speed1-pvs1-v0 = <825000>; + opp-microvolt-speed1-pvs2-v0 = <810000>; + opp-microvolt-speed1-pvs3-v0 = <795000>; + opp-microvolt-speed1-pvs4-v0 = <785000>; + opp-microvolt-speed1-pvs5-v0 = <775000>; + opp-microvolt-speed1-pvs6-v0 = <765000>; + + opp-microamp-speed0-pvs0-v0 = <252>; + opp-microamp-speed0-pvs1-v0 = <252>; + opp-microamp-speed0-pvs2-v0 = <252>; + opp-microamp-speed0-pvs3-v0 = <252>; + opp-microamp-speed0-pvs4-v0 = <252>; + opp-microamp-speed0-pvs5-v0 = <252>; + opp-microamp-speed0-pvs6-v0 = <252>; + opp-microamp-speed2-pvs0-v0 = <245>; + opp-microamp-speed2-pvs1-v0 = <245>; + opp-microamp-speed2-pvs2-v0 = <245>; + opp-microamp-speed2-pvs3-v0 = <245>; + opp-microamp-speed2-pvs4-v0 = <245>; + opp-microamp-speed2-pvs5-v0 = <245>; + opp-microamp-speed2-pvs6-v0 = <245>; + opp-microamp-speed1-pvs0-v0 = <242>; + opp-microamp-speed1-pvs1-v0 = <242>; + opp-microamp-speed1-pvs2-v0 = <242>; + opp-microamp-speed1-pvs3-v0 = <242>; + opp-microamp-speed1-pvs4-v0 = <242>; + opp-microamp-speed1-pvs5-v0 = <242>; + opp-microamp-speed1-pvs6-v0 = <242>; + }; + + opp-883200000 { + opp-hz = /bits/ 64 <883200000>; + opp-microvolt-speed0-pvs0-v0 = <900000>; + opp-microvolt-speed0-pvs1-v0 = <885000>; + opp-microvolt-speed0-pvs2-v0 = <865000>; + opp-microvolt-speed0-pvs3-v0 = <850000>; + opp-microvolt-speed0-pvs4-v0 = <840000>; + opp-microvolt-speed0-pvs5-v0 = <830000>; + opp-microvolt-speed0-pvs6-v0 = <820000>; + opp-microvolt-speed2-pvs0-v0 = <865000>; + opp-microvolt-speed2-pvs1-v0 = <850000>; + opp-microvolt-speed2-pvs2-v0 = <835000>; + opp-microvolt-speed2-pvs3-v0 = <820000>; + opp-microvolt-speed2-pvs4-v0 = <810000>; + opp-microvolt-speed2-pvs5-v0 = <800000>; + opp-microvolt-speed2-pvs6-v0 = <790000>; + opp-microvolt-speed1-pvs0-v0 = <830000>; + opp-microvolt-speed1-pvs1-v0 = <815000>; + opp-microvolt-speed1-pvs2-v0 = <800000>; + opp-microvolt-speed1-pvs3-v0 = <785000>; + opp-microvolt-speed1-pvs4-v0 = <775000>; + opp-microvolt-speed1-pvs5-v0 = <765000>; + opp-microvolt-speed1-pvs6-v0 = <755000>; + + opp-microamp-speed0-pvs0-v0 = <229>; + opp-microamp-speed0-pvs1-v0 = <229>; + opp-microamp-speed0-pvs2-v0 = <229>; + opp-microamp-speed0-pvs3-v0 = <229>; + opp-microamp-speed0-pvs4-v0 = <229>; + opp-microamp-speed0-pvs5-v0 = <229>; + opp-microamp-speed0-pvs6-v0 = <229>; + opp-microamp-speed2-pvs0-v0 = <223>; + opp-microamp-speed2-pvs1-v0 = <223>; + opp-microamp-speed2-pvs2-v0 = <223>; + opp-microamp-speed2-pvs3-v0 = <223>; + opp-microamp-speed2-pvs4-v0 = <223>; + opp-microamp-speed2-pvs5-v0 = <223>; + opp-microamp-speed2-pvs6-v0 = <223>; + opp-microamp-speed1-pvs0-v0 = <221>; + opp-microamp-speed1-pvs1-v0 = <221>; + opp-microamp-speed1-pvs2-v0 = <221>; + opp-microamp-speed1-pvs3-v0 = <221>; + opp-microamp-speed1-pvs4-v0 = <221>; + opp-microamp-speed1-pvs5-v0 = <221>; + opp-microamp-speed1-pvs6-v0 = <221>; + }; +};