From patchwork Wed May 30 20:55:24 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jolly Shah X-Patchwork-Id: 10439907 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id EC612602BD for ; Wed, 30 May 2018 21:05:54 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id D96BE2959A for ; Wed, 30 May 2018 21:05:54 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id CBD0A295A0; Wed, 30 May 2018 21:05:54 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=BAD_ENC_HEADER,BAYES_00, DKIM_SIGNED, DKIM_VALID, MAILING_LIST_MULTI autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 46BBF2959A for ; Wed, 30 May 2018 21:05:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=YvSAiI202C/hD/suespic87EobqB085rdGO5k4Im8Ko=; b=P/TsG9KXhr7ywt BdgstqiVYloTqne4J+J00X84jlpcg3HjO2zTzuKpaGObKdMUFo9X3l0YIxJ1cusiSYIhMdIB6Pebd TFIHeli8o5POxppwcibtZ2vsUWju6jPjdm5Yi22S6DqNkNpgANm4tiahw1PPBUjVzgBUMBQryX4Qo y8Omwm4biBsPZBDsdb9Jd7nvGgPodnJB5boPU2Lj+mQGGLkCez/8pV770LNpnJCwMSINNJI/oWDeV LyKCG+cY93o2CzTUies09ciinFB7iHrZEOXunyM1JEuI0TLOjKM1HW1q8+GvdoZCL+pYhydYIxKhA xXaS40nfVJVDl9Ohjx1g==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1fO8Hw-0002va-1u; Wed, 30 May 2018 21:05:44 +0000 Received: from mail-sn1nam02on0612.outbound.protection.outlook.com ([2a01:111:f400:fe44::612] helo=NAM02-SN1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1fO88q-0005Av-1U for linux-arm-kernel@lists.infradead.org; Wed, 30 May 2018 20:56:24 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector1-xilinx-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rjlQDjYGCQLv94lgYwW7ASkStGE9wm5eiuKy8hKUcuE=; b=nElNPGfg2IqSInGrFbHx6RMWxgySHOM0wBKeSQyT+IjpHkbZj+1VQ1ngDmBH/QDRpB9nh4BGvb0Miv+MC/TFgcXQFDBpijGPw/1gPyxFCePAgHEzpFRW6O5F+cK4b/QFwVKFQT5/65KYb+2BUQ7Xavq3TwJccOo0TVdsGvtB2OE= Received: from BN6PR02CA0099.namprd02.prod.outlook.com (2603:10b6:405:60::40) by CY1PR0201MB1498.namprd02.prod.outlook.com (2a01:111:e400:5318::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.797.11; Wed, 30 May 2018 20:56:06 +0000 Received: from BL2NAM02FT059.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e46::209) by BN6PR02CA0099.outlook.office365.com (2603:10b6:405:60::40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.820.11 via Frontend Transport; Wed, 30 May 2018 20:56:05 +0000 Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=bestguesspass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.60.100 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.100; helo=xsj-pvapsmtpgw02; Received: from xsj-pvapsmtpgw02 (149.199.60.100) by BL2NAM02FT059.mail.protection.outlook.com (10.152.76.247) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.820.8 via Frontend Transport; Wed, 30 May 2018 20:56:05 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66]:50265 helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw02 with esmtp (Exim 4.63) (envelope-from ) id 1fO88a-0004RM-OQ; Wed, 30 May 2018 13:56:04 -0700 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1fO88V-00088S-Aj; Wed, 30 May 2018 13:55:59 -0700 Received: from xsj-pvapsmtp01 (maildrop.xilinx.com [149.199.38.66]) by xsj-smtp-dlp2.xlnx.xilinx.com (8.13.8/8.13.1) with ESMTP id w4UKtrcD028658; Wed, 30 May 2018 13:55:53 -0700 Received: from [172.19.2.91] (helo=xsjjollys50.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1fO88P-00086i-E8; Wed, 30 May 2018 13:55:53 -0700 From: Jolly Shah To: , , , , , , , , , , , , , Subject: [PATCH v7 09/10] dt-bindings: clock: Add bindings for ZynqMP clock driver Date: Wed, 30 May 2018 13:55:24 -0700 Message-ID: <1527713725-1086-10-git-send-email-jollys@xilinx.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1527713725-1086-1-git-send-email-jollys@xilinx.com> References: <1527713725-1086-1-git-send-email-jollys@xilinx.com> X-RCIS-Action: ALLOW X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.2.0.1013-23620.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.100; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(39380400002)(39860400002)(346002)(376002)(396003)(2980300002)(438002)(199004)(189003)(446003)(48376002)(316002)(44832011)(72206003)(51416003)(2906002)(50466002)(486006)(476003)(36756003)(76176011)(50226002)(2616005)(478600001)(336012)(47776003)(11346002)(5660300001)(54906003)(126002)(356003)(426003)(7416002)(305945005)(7696005)(36386004)(6666003)(110136005)(186003)(39060400002)(16586007)(106002)(8676002)(9786002)(81166006)(81156014)(107886003)(8936002)(106466001)(59450400001)(2201001)(4326008)(63266004)(77096007)(26005)(921003)(107986001)(1121003)(5001870100001); DIR:OUT; SFP:1101; SCL:1; SRVR:CY1PR0201MB1498; H:xsj-pvapsmtpgw02; FPR:; SPF:Pass; LANG:en; PTR:unknown-60-100.xilinx.com,xapps1.xilinx.com; A:1; MX:1; X-Microsoft-Exchange-Diagnostics: 1; BL2NAM02FT059; 1:FYrOzJXAR6dCFAtOOAeLdT8KyeMWjUyEWFngCdkfXISKc56Le/ZKiNT6Vu15iMnID5U0WuQ2Tm8+QBJhV/i3S2jlnQKhQXleKLJx/NNoHA2MX0XWUVQBpyGR5iQH+5lH MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(7020095)(4652020)(5600026)(4608076)(4534165)(4627221)(201703031133081)(201702281549075)(2017052603328)(7153060); SRVR:CY1PR0201MB1498; X-Microsoft-Exchange-Diagnostics: 1; CY1PR0201MB1498; 3:al6Vgwip7SMjqg+0L3MhKIHZSIUzn+CT+6D9r4YuNvgLIwjqZEqv99yTsEFdzz9dzaj9hpVCvTCC169L8ZZ87bM1saoqdya7oHSEWI/cD6piwe7AleRWuf4Dt8xEt6Pw2mwOdi3CjcJvMl09m4hFeKV3vx9G3VH/blx3f3NowpX828aRLQO+vsWn8UAfq49tXparad8OdJWJXdJf4rjx226Z7op3zBcXXvnp2NokPgQtmwz3gxbgy3VqblaGfqQywPilNvvDbJNyQik8w64Ldk2fG6VuXjI1yJ8Jc2fcCk9MYebAgVsk1IoUWIArXPLnuzyZFhGMlpV/uUYwDz3d38x5dc9PUwV4Zta5mAhikpw=; 25:ZhyPS13wsWH7c5ylaOxQFmY+J4KLCfeE/6rH0WJB8JUt+tFK3qyw8fwXNzzzPS2mxhf+GtsiCj+/dM20pF6wII5GAa2pxRisn3dDVtJhNlgIbLT3zhCWgR+xSRtvjSaxe86fo45YWvL4zQp71UY2Vz/zjTNlSpz+9UTgGEh8VNxxzjCA+Ef4aztVTgwbmRlfTCSL3On46vFcxHbvF8zt5OfsbYLbUuhHgliSzqYPxakSsWlU2tdZs3VS/ymwBEL6456yjzLcZ0KFuncnrs0Pf4h20sXV8k6rLq+h/xJyxxfcdatPL+iv/h5RwD4uiMjXsrBDzL50ngzH72t8oNazUw== X-MS-TrafficTypeDiagnostic: CY1PR0201MB1498: X-Microsoft-Exchange-Diagnostics: 1; CY1PR0201MB1498; 31:OfHNB/ADqi70Rbd11Ju4OwQpfORIviEVKffzAk1zdZrQjfn86qUJiugn4oLDzkfSjZgcSwy39I88slB8akg/9ah+hkBxsDHtDd/QqZVpjpvTaxAY7+t56WwyGRXvmmTW3DRE5ibf0TKnHqw7L5WKQlQA9hNeLUpYXM3HO9c5ZZAaSlK65k19Ly/RI3n6fPldkgan/Q3z2JQK6s/4A+R5WEFDKV/xnhv2wTW50T8LBi8=; 20:wmrjeB3ijaZFU9EjcVcJo2/TQPBHTTzdb7BtWpKVK43BmFiWzA03saYuPvyyRCBqNq1Iwv3zPtLgh2xDIX6tNmbNzPWYsFakLn/OYK0oofwXsm3lRmEBAlOM1fw9UeH3rfTvs1pn8M20PXywCTOs92juPrmdu1zRpIlO+v4lTZgJ7s/A3imDJbFiaoXskU/qSOP+sCdt2gvAiwwLjwRhRQUOZ525iu7a4ITtkj+MMoHycNHpzoeDzUjExkjYuV8SO3d2Lx4vj9588ztw3hcpq992hs2cynvYgz2dYLboEXtGQLTcOLJR6nNQdFvQdta4IWGc6iGsPNRfdNTAItxXUTjhZs4U0OA6uiVezpI0LX9RGdn7S0UN9BpLWok/tO4z2EIbQDRRc/KPTS/DtzKUyYTiOZPutdmqlCJrLqNg6VmdLlooF2Ffw/qB9qnBMQsmvYWmoBuOPBEolDdpwVABXZ/NecmSfDIAY4uWifBfi2SEmAoi/UoiDtHibOR6PuYY X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3002001)(10201501046)(93006095)(93004095)(3231254)(944501410)(52105095)(6055026)(149027)(150027)(6041310)(20161123558120)(20161123560045)(20161123564045)(20161123562045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(6072148)(201708071742011)(7699016); SRVR:CY1PR0201MB1498; BCL:0; PCL:0; RULEID:; SRVR:CY1PR0201MB1498; X-Microsoft-Exchange-Diagnostics: 1; CY1PR0201MB1498; 4:udv9yHqu9F10vsmtakdxbIYE3vP2k2DotEQDqAapFokTHtcyU7PQ3ID8iYHYqjQ6tvUGj2tAD96RrxavVv8Sly+ExvcXTtMMl70wQ3BHmlIckCYsXHZTIoLMIblNNsAqjZeVmJXsurJn0Ekz4lj3bkSiMWONjsBxKcRPggBUhsv5tm9jl8vZ/30D8BdBYTClAyzVO+dbdRBEUETsO4VrfohGIIQ5RPWJjD0hk9tkeg6rE7qDiOYaHylljP4T6hGumT4cLzIFYyd/XwOw4vLsKgYpqjHzwdX/NMksSslZGls68cwQFH6/nPYb62LNMKQH X-Forefront-PRVS: 0688BF9B46 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY1PR0201MB1498; 23:sRgMNlpoUxAy0ZwZg4z8o+gDnMpMzQ1eCT2824t?= =?us-ascii?Q?FMemA2sJQhakEp2f4EutivfTB/CVQRKTk7JSampWz1SIGi4XNLfisxjsNJbM?= =?us-ascii?Q?Yv1qxybLYSf20IDR0UgCnvPWmS79heZZLrV1MsJJ9T7wMiTQHhWhAhdzhjdB?= =?us-ascii?Q?IxLpIdUezBCyqG80am79qS6ZJ/9yE7McHBJwFUmbvqPi5+jWua1GDTdFJOEG?= =?us-ascii?Q?fT3x63H7rVvxQjnq3/lp8ArAlOHswNVs8SNrJUJjGhHSZ095C93PFqtIuZfj?= =?us-ascii?Q?Fm1RdKfyp15HtrlltLmf+y2Pvrb601mK4mbcVynt4gbXinPaPuarUQDgk/6/?= =?us-ascii?Q?scaQWn/gFWZMWAhopuzxTPGinY3SxLFJLPw/5a/40XwPi7AMv7heUqd30ory?= =?us-ascii?Q?lgdQ3RtFF62a9XXK9jvdzIARToMCpwMz+KSAUZJHybDM2LbuiJtmQz60HaIg?= =?us-ascii?Q?X4Ss2oUfYzOVdAjGf2Ct7G9UC9FTHMO7SqrgTnM612pXmtuWUN3igjuEm9aJ?= =?us-ascii?Q?znsJ7fHbSgdQtYXQdqr8290hBG0OCBl3GkyU99LsloPFrP70Jxbxc8v8iYwj?= =?us-ascii?Q?gzQC6wyHfdD2HPjTZbkd9HZHOqLmcOOI1w9a9t1C+naEenP5ueSKs/rrptkt?= =?us-ascii?Q?rx2JUd4nLQlB/CGGfMAAfbH2vGOpyLBGwxksteBcJwZf5iZeSEPReP4Xh5wT?= =?us-ascii?Q?N4DbMQyRNK790NvpvbRlQHT9O/VwhHxVs71nDEgpfVTT6baGWHe85MrmUS+X?= =?us-ascii?Q?ZnNbLvwNfPe/3iH3dneiw+xzdw+PPTh04eX5VnyUl4j1UVBqxh8t70/JGtyG?= =?us-ascii?Q?/FzNKRkN5X7T2y11Ec+d35PAhZvnQq/1xXDNp3SdYC7QjgTboW+NfPQCdPRE?= =?us-ascii?Q?3h8PGYrQv6bzYPsv+yvGvNOznyS1XGWIp9CJ4A/ojcUwbCKw2AW6/JvFMWTT?= =?us-ascii?Q?vnIErPxRn5S3R3RBzGzjCmycelf2h4dvAxDH326Js3IO47/1DR3q/+3/IeB2?= =?us-ascii?Q?Jtr/JlnStL1/vBSeBfNiaTfsJZ8bUSmbqQyLxIQZzfqsMi0O6CdFZWShu32t?= =?us-ascii?Q?uqF0wcVWV/BpZIODF8eivllTwRA1jUsZeezKODukF6o2VmizDfx6sSnlkVX4?= =?us-ascii?Q?rGU8BHuOkC/tbWd6a/tllr3Zmp+vGraKMbgCD/S67CSW1/7h2+ItnH7tppdZ?= =?us-ascii?Q?vEys9yPIHgvkuZ91fRuLlJr7d8tK2k8D+6RmHU8vgCvOyQcZyVQY/hrdxQx0?= =?us-ascii?Q?3FkHAntbfZPzmnjHJ3AXTQHGJ3UHB13sdY+k8UjhumwDBOEDJz94MWwe2hnS?= =?us-ascii?Q?EZR4nObMPI1CYTkYJ5UpX9U4=3D?= X-Microsoft-Antispam-Message-Info: dRnw3q3aPPu4Xk0vhbA0Vd2N7YCOf/Fhgy/QlkJ9mvYQP7OpJiyUlMzZF2hpCbofB53nYPDDMZIo7Rfj0ibTfrzDUmuLeRpXEakwIT3o3PF+nR4Djg5OsKU3gY7ieYe0smcZNr/7XpX2hLwOZCWJLEQBcHDhyBFte4lr+OUjfFy72+tDZ/4IYI/uWCvEIMs7 X-Microsoft-Exchange-Diagnostics: 1; CY1PR0201MB1498; 6:69ciPahkfGMQarfQXKm1jx2GtVd0wV3h1EKPhIXuqDbCBpZr8EmQxn5u4hwxLB1JPPeUO4Ijffh+qiEbd/jQ7l8x8s0jrT+xA+RR2vQ3RPdSl318nMl66QsEngtSmmoE8AeO+A6ozL5nIugIVr67E8qLKRuHk1w3zzFSm5rnutr4BEIJPDRWJet7M8DjWhG90pXniMGTFY7p4FgALxVsEbXtOWLXmbfJyUFmKcTryDU2nZ/eu84Y2ghJCnbhCnDabfGC1sNzlzvJiYJuplNgkcOR803X+0NHRYDbDCntRKYyiA1V13nVLoUF215X4ewSmARqtuwGcaEdE9k/buyBF6DuC+5ko+wqiGp2kkLmaiIb92Z5+8eWuM05rBuoMQkKK/Tka25h5AkG6gYLgBQt9pRnB3HlwFxvwU5gYNRUjTdeM7XWQ79XMBTeO3YTK0FscsdwYPhkkGwov3fX5v71Gg==; 5:ptn94yeneXPexYVxqmJT9/sGbGnfUT24hSNQjYTRhs8ehjy1kBWzki4ZKCbBgj7gxr9bwbzBLA+o4cpLSDMmKbjRxqXiMhq/SWo1Q+ajV4j/524dACM2IFRIVEePF+LUKXL9gm4RNW5M6PsJ3LjeMkgnbXBJGDTmMg+3UfRATKo=; 24:lvw/7rIQdOzC5kj385IYBdUMQZMz/wJZfAdg9Us/W6elPaFuZLNPKgiHhKIb5w/Y7cJEgNTZt/Ydg2u06BnCz+z0N5UNNtUEDV5rspyjGBs= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; CY1PR0201MB1498; 7:vbYoaweInQwXNHatwRKSoinsEo6e0Wf1sdetZWUkSmeuphzxRPT0hX16d9SZ8YdBQNZbXeIdW4ZOuUXIa8peVwf+szwwaZG+MerYVRAIYUIF3O7UxOB+XMug5HuNLlAirc3WzxItKsKdX4AV6adtSmKNHSKR8gOF+ZroQawtD/+IuNsJ9pdAbGQAFhcQoE2PG4D+7CYczR8HoumsOqHEWnnI/ueJlGaWvz03ve94ADQ4PfQsHP8ysJxouIUn9e0v X-MS-Office365-Filtering-Correlation-Id: 9ba8a7b4-de0f-4917-c6cc-08d5c66fc2ff X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 May 2018 20:56:05.5505 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9ba8a7b4-de0f-4917-c6cc-08d5c66fc2ff X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.60.100]; Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY1PR0201MB1498 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20180530_135620_157169_ADA950D9 X-CRM114-Status: GOOD ( 13.30 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, rajanv@xilinx.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Jolly Shah Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Rajan Vaja Add documentation to describe Xilinx ZynqMP clock driver bindings. Signed-off-by: Rajan Vaja Signed-off-by: Jolly Shah Reviewed-by: Rob Herring --- .../firmware/xilinx/xlnx,zynqmp-firmware.txt | 53 ++++++++++ include/dt-bindings/clock/xlnx,zynqmp-clk.h | 116 +++++++++++++++++++++ 2 files changed, 169 insertions(+) create mode 100644 include/dt-bindings/clock/xlnx,zynqmp-clk.h diff --git a/Documentation/devicetree/bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt b/Documentation/devicetree/bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt index 1b431d9..d215d15 100644 --- a/Documentation/devicetree/bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt +++ b/Documentation/devicetree/bindings/firmware/xilinx/xlnx,zynqmp-firmware.txt @@ -17,6 +17,53 @@ Required properties: - "smc" : SMC #0, following the SMCCC - "hvc" : HVC #0, following the SMCCC +-------------------------------------------------------------------------- +Device Tree Clock bindings for the Zynq Ultrascale+ MPSoC controlled using +Zynq MPSoC firmware interface +-------------------------------------------------------------------------- +The clock controller is a h/w block of Zynq Ultrascale+ MPSoC clock +tree. It reads required input clock frequencies from the devicetree and acts +as clock provider for all clock consumers of PS clocks. + +See clock_bindings.txt for more information on the generic clock bindings. + +Required properties: + - #clock-cells: Must be 1 + - compatible: Must contain: "xlnx,zynqmp-clk" + - clocks: List of clock specifiers which are external input + clocks to the given clock controller. Please refer + the next section to find the input clocks for a + given controller. + - clock-names: List of clock names which are exteral input clocks + to the given clock controller. Please refer to the + clock bindings for more details. + +Input clocks for zynqmp Ultrascale+ clock controller: + +The Zynq UltraScale+ MPSoC has one primary and four alternative reference clock +inputs. These required clock inputs are: + - pss_ref_clk (PS reference clock) + - video_clk (reference clock for video system ) + - pss_alt_ref_clk (alternative PS reference clock) + - aux_ref_clk + - gt_crx_ref_clk (transceiver reference clock) + +The following strings are optional parameters to the 'clock-names' property in +order to provide an optional (E)MIO clock source: + - swdt0_ext_clk + - swdt1_ext_clk + - gem0_emio_clk + - gem1_emio_clk + - gem2_emio_clk + - gem3_emio_clk + - mio_clk_XX # with XX = 00..77 + - mio_clk_50_or_51 #for the mux clock to gem tsu from 50 or 51 + + +Output clocks are registered based on clock information received +from firmware. Output clocks indexes are mentioned in +include/dt-bindings/clock/xlnx,zynqmp-clk.h. + ------- Example ------- @@ -25,5 +72,11 @@ firmware { zynqmp_firmware: zynqmp-firmware { compatible = "xlnx,zynqmp-firmware"; method = "smc"; + zynqmp_clk : clock-controller { + #clock-cells = <1>; + compatible = "xlnx,zynqmp-clk"; + clocks = <&pss_ref_clk>, <&video_clk>, <&pss_alt_ref_clk>, <&aux_ref_clk>, <>_crx_ref_clk>; + clock-names = "pss_ref_clk", "video_clk", "pss_alt_ref_clk","aux_ref_clk", "gt_crx_ref_clk"; + }; }; }; diff --git a/include/dt-bindings/clock/xlnx,zynqmp-clk.h b/include/dt-bindings/clock/xlnx,zynqmp-clk.h new file mode 100644 index 0000000..4aebe6e --- /dev/null +++ b/include/dt-bindings/clock/xlnx,zynqmp-clk.h @@ -0,0 +1,116 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Xilinx Zynq MPSoC Firmware layer + * + * Copyright (C) 2014-2018 Xilinx, Inc. + * + */ + +#ifndef _DT_BINDINGS_CLK_ZYNQMP_H +#define _DT_BINDINGS_CLK_ZYNQMP_H + +#define IOPLL 0 +#define RPLL 1 +#define APLL 2 +#define DPLL 3 +#define VPLL 4 +#define IOPLL_TO_FPD 5 +#define RPLL_TO_FPD 6 +#define APLL_TO_LPD 7 +#define DPLL_TO_LPD 8 +#define VPLL_TO_LPD 9 +#define ACPU 10 +#define ACPU_HALF 11 +#define DBF_FPD 12 +#define DBF_LPD 13 +#define DBG_TRACE 14 +#define DBG_TSTMP 15 +#define DP_VIDEO_REF 16 +#define DP_AUDIO_REF 17 +#define DP_STC_REF 18 +#define GDMA_REF 19 +#define DPDMA_REF 20 +#define DDR_REF 21 +#define SATA_REF 22 +#define PCIE_REF 23 +#define GPU_REF 24 +#define GPU_PP0_REF 25 +#define GPU_PP1_REF 26 +#define TOPSW_MAIN 27 +#define TOPSW_LSBUS 28 +#define GTGREF0_REF 29 +#define LPD_SWITCH 30 +#define LPD_LSBUS 31 +#define USB0_BUS_REF 32 +#define USB1_BUS_REF 33 +#define USB3_DUAL_REF 34 +#define USB0 35 +#define USB1 36 +#define CPU_R5 37 +#define CPU_R5_CORE 38 +#define CSU_SPB 39 +#define CSU_PLL 40 +#define PCAP 41 +#define IOU_SWITCH 42 +#define GEM_TSU_REF 43 +#define GEM_TSU 44 +#define GEM0_REF 45 +#define GEM1_REF 46 +#define GEM2_REF 47 +#define GEM3_REF 48 +#define GEM0_TX 49 +#define GEM1_TX 50 +#define GEM2_TX 51 +#define GEM3_TX 52 +#define QSPI_REF 53 +#define SDIO0_REF 54 +#define SDIO1_REF 55 +#define UART0_REF 56 +#define UART1_REF 57 +#define SPI0_REF 58 +#define SPI1_REF 59 +#define NAND_REF 60 +#define I2C0_REF 61 +#define I2C1_REF 62 +#define CAN0_REF 63 +#define CAN1_REF 64 +#define CAN0 65 +#define CAN1 66 +#define DLL_REF 67 +#define ADMA_REF 68 +#define TIMESTAMP_REF 69 +#define AMS_REF 70 +#define PL0_REF 71 +#define PL1_REF 72 +#define PL2_REF 73 +#define PL3_REF 74 +#define WDT 75 +#define IOPLL_INT 76 +#define IOPLL_PRE_SRC 77 +#define IOPLL_HALF 78 +#define IOPLL_INT_MUX 79 +#define IOPLL_POST_SRC 80 +#define RPLL_INT 81 +#define RPLL_PRE_SRC 82 +#define RPLL_HALF 83 +#define RPLL_INT_MUX 84 +#define RPLL_POST_SRC 85 +#define APLL_INT 86 +#define APLL_PRE_SRC 87 +#define APLL_HALF 88 +#define APLL_INT_MUX 89 +#define APLL_POST_SRC 90 +#define DPLL_INT 91 +#define DPLL_PRE_SRC 92 +#define DPLL_HALF 93 +#define DPLL_INT_MUX 94 +#define DPLL_POST_SRC 95 +#define VPLL_INT 96 +#define VPLL_PRE_SRC 97 +#define VPLL_HALF 98 +#define VPLL_INT_MUX 99 +#define VPLL_POST_SRC 100 +#define CAN0_MIO 101 +#define CAN1_MIO 102 + +#endif