From patchwork Fri Mar 15 00:46:51 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anson Huang X-Patchwork-Id: 10853933 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id EFA80139A for ; Fri, 15 Mar 2019 00:47:26 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id D56972A7F3 for ; Fri, 15 Mar 2019 00:47:26 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id C8F6B2A7F5; Fri, 15 Mar 2019 00:47:26 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=2.0 tests=BAD_ENC_HEADER,BAYES_00, DKIM_SIGNED,DKIM_VALID,MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id E39512A7F3 for ; Fri, 15 Mar 2019 00:47:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:In-Reply-To:References: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=+IN26NgtVXiglKDuXA2/XbRK/ZwdO/fbw/sAR6q1wgk=; b=bmYsMTNyMz5+WS Cki/d0zZPtaHq8ZQOAircazrjCUbQ5sZfxwtD5KlKwf4irBJYMOWyDCJe2sUuGZiw20Th9W+YzHg+ VrXf8NM0PaIU5OTWH9u5b9FUWAZpdwkyyVSVQmbHRGFHqUXaG4fItEagCmt9ewb9R7Df/dnk7/ja4 ByHcE8xAT3i6W688yKhHv2lMtB5XlqQNe+gv+qmJfdzBbcMDPNy1Q01b5Nnq2/S5wwbgrVUHsDSAa ii/r4LAx+4+8jDB76LG+vrNg53vIgUKl0tuVIX7OjQcgSwxDGhZlVV9z4dT74AWedlORfpsk+NDaF deoLrfh/kgEO6p7YzzTQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1h4b0I-0007x5-Rj; Fri, 15 Mar 2019 00:47:18 +0000 Received: from mail-eopbgr130042.outbound.protection.outlook.com ([40.107.13.42] helo=EUR01-HE1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1h4azz-0007bI-46 for linux-arm-kernel@lists.infradead.org; Fri, 15 Mar 2019 00:47:06 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qT6h7tHYD8fBFnnYDf6pkpu04pOkM0uc982e8rAbEz0=; b=FktGjn+CPxHLYTeGqpUAvgrputztvadgHoqSZksR6ps5fmQU6F2Fr6oXPfeJy+st6ftW8kqX5kgkk18RnUxb9jzzflxmcTfrhj+/mEl32JUH7UmSWnaFlG/q0Xv7xYFLHrxu+Wxj70CnbhCMfl/0Aj4WBD7xcsonNOrGIIFAJ6Y= Received: from DB3PR0402MB3916.eurprd04.prod.outlook.com (52.134.72.18) by DB3PR0402MB3772.eurprd04.prod.outlook.com (52.134.71.19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1686.21; Fri, 15 Mar 2019 00:46:51 +0000 Received: from DB3PR0402MB3916.eurprd04.prod.outlook.com ([fe80::f1b4:a1fb:cfd1:3f08]) by DB3PR0402MB3916.eurprd04.prod.outlook.com ([fe80::f1b4:a1fb:cfd1:3f08%6]) with mapi id 15.20.1709.011; Fri, 15 Mar 2019 00:46:51 +0000 From: Anson Huang To: "thierry.reding@gmail.com" , "robh+dt@kernel.org" , "mark.rutland@arm.com" , "shawnguo@kernel.org" , "s.hauer@pengutronix.de" , "kernel@pengutronix.de" , "festevam@gmail.com" , "linux@armlinux.org.uk" , "otavio@ossystems.com.br" , "stefan@agner.ch" , Leonard Crestez , "schnitzeltony@gmail.com" , "jan.tuerk@emtrion.com" , Robin Gong , "linux-pwm@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" , "u.kleine-koenig@pengutronix.de" Subject: [PATCH V4 2/5] pwm: Add i.MX TPM PWM driver support Thread-Topic: [PATCH V4 2/5] pwm: Add i.MX TPM PWM driver support Thread-Index: AQHU2siU0bWGOMWkiUi6PBGed50RsA== Date: Fri, 15 Mar 2019 00:46:51 +0000 Message-ID: <1552610505-13568-3-git-send-email-Anson.Huang@nxp.com> References: <1552610505-13568-1-git-send-email-Anson.Huang@nxp.com> In-Reply-To: <1552610505-13568-1-git-send-email-Anson.Huang@nxp.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-mailer: git-send-email 2.7.4 x-clientproxiedby: HK0P153CA0045.APCP153.PROD.OUTLOOK.COM (2603:1096:203:17::33) To DB3PR0402MB3916.eurprd04.prod.outlook.com (2603:10a6:8:10::18) x-ms-exchange-messagesentrepresentingtype: 1 x-originating-ip: [119.31.174.66] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 46be7dfa-4619-4a69-47f3-08d6a8dfb66f x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(5600127)(711020)(4605104)(4618075)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7153060)(7193020); SRVR:DB3PR0402MB3772; x-ms-traffictypediagnostic: DB3PR0402MB3772: x-microsoft-exchange-diagnostics: =?iso-8859-1?Q?1; DB3PR0402MB3772; 23:9pDnh1RCDkueAWgiFRq0Q6/ko5zzCld3HLzWx?= =?iso-8859-1?q?DnbSj8amDV7T01kFF?= =?iso-8859-1?q?7wbQkNsFfoU5eSnpKqf+aJxOPfKRhCMsckxQNyePk+d4nbNFQ+hymrRy1fmP?= =?iso-8859-1?q?+A7f+T5V7gdMoKuzaRJY6fA8WURmF1xcMS1a0z4nk5Pjpt8qnvuMa21wlfDa?= =?iso-8859-1?q?P6dZ0SjKHmzUricLIZZswiEHvgYLP2pEnfNs6W042IXya0o36kvlxc4v/Ynq?= =?iso-8859-1?q?KJ3JivDXSNna3r20uclS31K02lP4vUFW3VgwZtg7FjHvHpjmxGqJsT6FhGTG?= =?iso-8859-1?q?QLRxIzH+CuOiojSj50eGNohFG/eer6n0tk1zZpqGJW6RJUZw+pq8rxXEHNoy?= =?iso-8859-1?q?a+BQeF8jlsk+MP2biolmFVpCd/Ft+DLvQGcSc+JIE8eCn30DVSSkglfn0OJC?= =?iso-8859-1?q?piQBelenw17bH+KQWVJCc7/Ka36g3TFZyvsiFosRqWxuJJnjZrzV8ZEmw4jw?= =?iso-8859-1?q?ZL4GoNLpvkg0zXSFINflQpCSz/bdmTci4vaCIBB/NtuzyoCI6BBBTvNNTDT2?= =?iso-8859-1?q?EvPl2fhyPIqEBIllMA7v8ROPcazdMutJB1vdJDm4AoOJEVeRaEzTM8rVk09J?= =?iso-8859-1?q?3pP1BsXExjg5Y1uIyHtPID+/RgoyoN2bSyFszCQIIrM5hioEJNeiytaOVB5X?= =?iso-8859-1?q?2j4HA1wUIwntdnm0tNwd+4gE8H5lcaoCWgMBXR0mZ1pHWMdbMSErJRIfy7/6?= =?iso-8859-1?q?51eJQFyoIQAXTyfSoJ8Tcw1aZ3zV6XAa+zEqnwH3mGFUsXXgFAYiS/9mrdfH?= =?iso-8859-1?q?Uk86evi6audC8o58l0yoZqiaqJCKJozo2hPvPZrOVsHhH0CnpVqln/sH7Crt?= =?iso-8859-1?q?0SQ/FZIg/H4wjEGVzghDgKusNLD8oj4b/mwD1hLCb9GVDex6gUD2KYEfDxk4?= =?iso-8859-1?q?HLI3v7y9unsPrzC2uywQAIp/9qIf0SJ8H5kU+0s7vYlumvMz2TCGofAJTi7d?= =?iso-8859-1?q?1UNMj7QG/Mb5nzZqjObv9E662KHahcF7wcf9RJdgxqVSVsw83NL8FPt63/iP?= =?iso-8859-1?q?TyUqhrbCbmZusnuYzF9DvkJjJKcQW6hvk2Pv4iA2mBY5c97FB0NLz5JVIegu?= =?iso-8859-1?q?ZO061sinbA9dgVqbEyBYApJHIVmbw76uDkOHdCo+Gr+2k2K1wiV+rZWy0A/n?= =?iso-8859-1?q?HFHgsaURY2x5XpxSw19kkwFqTssSUTO16+Dihw06sApIwPR1QY1TbEcH7aYL?= =?iso-8859-1?q?tnookxEORTRGMaYOZHrIZq1bgk72pTe83f3EK2yLJgyLPTwfo/kkAYkBEA1x?= =?iso-8859-1?q?f2BZIVI/Zo8K58D3CiHqN3hWDmjMDJSaUJDitt0gg5IcZb+CIckAzGeFzUbZ?= =?iso-8859-1?q?NhRcPSJNU=3D?= x-microsoft-antispam-prvs: x-forefront-prvs: 09778E995A x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(39860400002)(136003)(346002)(396003)(366004)(376002)(199004)(189003)(2616005)(7416002)(66066001)(14444005)(97736004)(186003)(6512007)(11346002)(446003)(2501003)(53936002)(76176011)(7736002)(2906002)(476003)(6346003)(305945005)(106356001)(68736007)(102836004)(81166006)(8676002)(81156014)(386003)(6506007)(105586002)(52116002)(50226002)(30864003)(316002)(6486002)(110136005)(486006)(36756003)(3846002)(5660300002)(478600001)(6436002)(6116002)(256004)(8936002)(4326008)(25786009)(14454004)(99286004)(71190400001)(86362001)(71200400001)(26005)(2201001)(921003)(1121003); DIR:OUT; SFP:1101; SCL:1; SRVR:DB3PR0402MB3772; H:DB3PR0402MB3916.eurprd04.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) authentication-results: spf=none (sender IP is ) smtp.mailfrom=anson.huang@nxp.com; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: 1R3CUhmONvz7XfR9DizlMhJxxsXJugtk+mCuhResf3SR4ttd936BbShV7DyfhoSpMuvfol+Mj4zF1PtwP3ishJnlaP+VdmbkClM9rUijv9RaH8AD8SukX0GwzDeUfx33aXR5E/96PT0BDoTG3WddYjwyvJ7qtpQtKkowcmC94hTN2N0dBfnZvrri0GDxHjuTBw+2R4/HpOqiba+7WmkF5pFB5Mfgf9Sf0Wi+AVhSCl6SFfYkYI1I7UJaMyfvwsPSZazb+Y9MSew8SpoFKva19H0OIoEGn5v1Ejs1I5Hx79XqJhPNrIBKQwp7rinTeeuGpHg3N177gFeAYUemECLdFrNXofwECGlD1QtYbtJMoCVflIMv7trUMANW/8vzh57psfMeRC6QBJGapGParJqTY07MU8c5f35KebCyUAVEJh4= MIME-Version: 1.0 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 46be7dfa-4619-4a69-47f3-08d6a8dfb66f X-MS-Exchange-CrossTenant-originalarrivaltime: 15 Mar 2019 00:46:51.4945 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB3PR0402MB3772 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190314_174659_475983_1B264C6B X-CRM114-Status: GOOD ( 20.63 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: dl-linux-imx Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP i.MX7ULP has TPM(Low Power Timer/Pulse Width Modulation Module) inside, add TPM PWM driver support. Signed-off-by: Anson Huang --- Changes since V3: - use "PWM_IMX_" as macro definition prefix and "pwm_imx_" as function prefix; - improve the limitation txt; - return error for configuring period/prescale fail; - disable clock when driver probe failed and remove; - improve module build dependency; - introduce user_count to determine whether configuing period is allowed; - some logic improvement for setting duty/status etc.; --- drivers/pwm/Kconfig | 12 ++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-imx-tpm.c | 396 ++++++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 409 insertions(+) create mode 100644 drivers/pwm/pwm-imx-tpm.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index a8f47df..6117fe6 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -201,6 +201,18 @@ config PWM_IMX To compile this driver as a module, choose M here: the module will be called pwm-imx. +config PWM_IMX_TPM + tristate "i.MX TPM PWM support" + depends on ARCH_MXC || COMPILE_TEST + depends on HAVE_CLK && HAS_IOMEM + + help + Generic PWM framework driver for i.MX7ULP TPM module, TPM's full + name is Low Power Timer/Pulse Width Modulation Module. + + To compile this driver as a module, choose M here: the module + will be called pwm-imx-tpm. + config PWM_JZ4740 tristate "Ingenic JZ47xx PWM support" depends on MACH_INGENIC diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 9c676a0..64e036c 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -18,6 +18,7 @@ obj-$(CONFIG_PWM_FSL_FTM) += pwm-fsl-ftm.o obj-$(CONFIG_PWM_HIBVT) += pwm-hibvt.o obj-$(CONFIG_PWM_IMG) += pwm-img.o obj-$(CONFIG_PWM_IMX) += pwm-imx.o +obj-$(CONFIG_PWM_IMX_TPM) += pwm-imx-tpm.o obj-$(CONFIG_PWM_JZ4740) += pwm-jz4740.o obj-$(CONFIG_PWM_LP3943) += pwm-lp3943.o obj-$(CONFIG_PWM_LPC18XX_SCT) += pwm-lpc18xx-sct.o diff --git a/drivers/pwm/pwm-imx-tpm.c b/drivers/pwm/pwm-imx-tpm.c new file mode 100644 index 0000000..f108f75 --- /dev/null +++ b/drivers/pwm/pwm-imx-tpm.c @@ -0,0 +1,396 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2018-2019 NXP. + * + * Limitations: + * - The TPM counter and period counter are shared between + * multiple channels, so all channels should use same period + * settings. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define PWM_IMX_TPM_GLOBAL 0x8 +#define PWM_IMX_TPM_SC 0x10 +#define PWM_IMX_TPM_CNT 0x14 +#define PWM_IMX_TPM_MOD 0x18 +#define PWM_IMX_TPM_C0SC 0x20 +#define PWM_IMX_TPM_C0V 0x24 + +#define PWM_IMX_TPM_SC_CMOD GENMASK(4, 3) +#define PWM_IMX_TPM_SC_CMOD_INC_EVERY_CLK BIT(3) +#define PWM_IMX_TPM_SC_CPWMS BIT(5) + +#define PWM_IMX_TPM_CnSC_CHF BIT(7) +#define PWM_IMX_TPM_CnSC_MSnB BIT(5) +#define PWM_IMX_TPM_CnSC_MSnA BIT(4) +#define PWM_IMX_TPM_CnSC_ELSnB BIT(3) +#define PWM_IMX_TPM_CnSC_ELSnA BIT(2) + +#define PWM_IMX_TPM_SC_PS_MASK 0x7 +#define PWM_IMX_TPM_MOD_MOD_MASK 0xffff + +#define PWM_IMX_TPM_MAX_COUNT 0xffff + +#define PWM_IMX_TPM_MAX_CHANNEL_NUM 6 + +#define PWM_IMX_TPM_CnSC(n) (PWM_IMX_TPM_C0SC + n * 0x8) +#define PWM_IMX_TPM_CnV(n) (PWM_IMX_TPM_C0V + n * 0x8) + +struct imx_tpm_pwm_chip { + struct pwm_chip chip; + struct clk *clk; + void __iomem *base; + struct mutex lock; + u32 user_count; + u32 chn_config[PWM_IMX_TPM_MAX_CHANNEL_NUM]; + bool chn_status[PWM_IMX_TPM_MAX_CHANNEL_NUM]; +}; + +#define to_imx_tpm_pwm_chip(_chip) \ + container_of(_chip, struct imx_tpm_pwm_chip, chip) + +static int pwm_imx_tpm_config_counter(struct pwm_chip *chip, u32 period) +{ + struct imx_tpm_pwm_chip *tpm = to_imx_tpm_pwm_chip(chip); + u32 period_cnt, val, div, saved_cmod; + u64 tmp; + + tmp = clk_get_rate(tpm->clk); + tmp *= period; + val = DIV_ROUND_CLOSEST_ULL(tmp, NSEC_PER_SEC); + if (val < PWM_IMX_TPM_MAX_COUNT) + div = 0; + else + div = ilog2(roundup_pow_of_two(val / + (PWM_IMX_TPM_MAX_COUNT + 1))); + if (div > PWM_IMX_TPM_SC_PS_MASK) { + dev_err(chip->dev, + "failed to find valid prescale value!\n"); + return -EINVAL; + } + + /* make sure counter is disabled for programming prescale */ + val = readl(tpm->base + PWM_IMX_TPM_SC); + saved_cmod = val & PWM_IMX_TPM_SC_CMOD; + val &= ~PWM_IMX_TPM_SC_CMOD; + writel(val, tpm->base + PWM_IMX_TPM_SC); + + /* set TPM counter prescale */ + val = readl(tpm->base + PWM_IMX_TPM_SC); + val &= ~PWM_IMX_TPM_SC_PS_MASK; + val |= div; + writel(val, tpm->base + PWM_IMX_TPM_SC); + + /* + * set period counter: according to RM, the MOD register is + * updated immediately when CMOD[1:0] = 2b'00 (counter disabled). + */ + do_div(tmp, NSEC_PER_SEC); + period_cnt = DIV_ROUND_CLOSEST_ULL(tmp, 1 << div) + & PWM_IMX_TPM_MOD_MOD_MASK; + writel(period_cnt, tpm->base + PWM_IMX_TPM_MOD); + + /* restore the clock mode */ + val = readl(tpm->base + PWM_IMX_TPM_SC); + val |= saved_cmod; + writel(val, tpm->base + PWM_IMX_TPM_SC); + + return 0; +} + +static void pwm_imx_tpm_config(struct pwm_chip *chip, + struct pwm_device *pwm, + u32 period, + u32 duty_cycle, + enum pwm_polarity polarity) +{ + struct imx_tpm_pwm_chip *tpm = to_imx_tpm_pwm_chip(chip); + u32 duty_cnt, val; + u64 tmp; + + /* set duty counter */ + tmp = readl(tpm->base + PWM_IMX_TPM_MOD) & PWM_IMX_TPM_MOD_MOD_MASK; + tmp *= duty_cycle; + duty_cnt = DIV_ROUND_CLOSEST_ULL(tmp, period); + writel(duty_cnt & PWM_IMX_TPM_MOD_MOD_MASK, + tpm->base + PWM_IMX_TPM_CnV(pwm->hwpwm)); + + /* set polarity */ + val = readl(tpm->base + PWM_IMX_TPM_CnSC(pwm->hwpwm)); + val &= ~(PWM_IMX_TPM_CnSC_ELSnB | PWM_IMX_TPM_CnSC_ELSnA | + PWM_IMX_TPM_CnSC_MSnA); + val |= PWM_IMX_TPM_CnSC_MSnB; + val |= polarity ? PWM_IMX_TPM_CnSC_ELSnA : PWM_IMX_TPM_CnSC_ELSnB; + /* + * polarity settings will enabled/disable output statue + * immediately, so here ONLY save the config and will be + * written into register when channel is enabled/disabled. + */ + tpm->chn_config[pwm->hwpwm] = val; +} + +static void pwm_imx_tpm_enable(struct pwm_chip *chip, + struct pwm_device *pwm, + bool enable) +{ + struct imx_tpm_pwm_chip *tpm = to_imx_tpm_pwm_chip(chip); + u32 val, i; + + val = readl(tpm->base + PWM_IMX_TPM_SC); + if (enable) { + /* restore channel config */ + writel(tpm->chn_config[pwm->hwpwm], + tpm->base + PWM_IMX_TPM_CnSC(pwm->hwpwm)); + + /* start TPM counter anyway */ + val |= PWM_IMX_TPM_SC_CMOD_INC_EVERY_CLK; + writel(val, tpm->base + PWM_IMX_TPM_SC); + } else { + /* + * When a channel is disabled, its polarity settings will be + * saved and its output will be disabled by clearing polarity + * setting, when channel is enabled, polarity settings will be + * restored and output will be enabled again. + */ + /* save channel config */ + tpm->chn_config[pwm->hwpwm] = readl(tpm->base + + PWM_IMX_TPM_CnSC(pwm->hwpwm)); + /* disable channel */ + writel(PWM_IMX_TPM_CnSC_CHF, + tpm->base + PWM_IMX_TPM_CnSC(pwm->hwpwm)); + + for (i = 0; i < chip->npwm; i++) + if (i != pwm->hwpwm && tpm->chn_status[i]) + break; + if (i == chip->npwm) { + /* stop TPM counter since all channels are disabled */ + val &= ~PWM_IMX_TPM_SC_CMOD; + writel(val, tpm->base + PWM_IMX_TPM_SC); + } + } + + /* update channel statue */ + tpm->chn_status[pwm->hwpwm] = enable; +} + +static void pwm_imx_tpm_get_state(struct pwm_chip *chip, + struct pwm_device *pwm, + struct pwm_state *state) +{ + struct imx_tpm_pwm_chip *tpm = to_imx_tpm_pwm_chip(chip); + u64 tmp; + u32 val, rate; + + mutex_lock(&tpm->lock); + + /* get period */ + rate = clk_get_rate(tpm->clk); + tmp = readl(tpm->base + PWM_IMX_TPM_MOD); + val = readl(tpm->base + PWM_IMX_TPM_SC); + val &= PWM_IMX_TPM_SC_PS_MASK; + tmp *= (1 << val) * NSEC_PER_SEC; + state->period = DIV_ROUND_CLOSEST_ULL(tmp, rate); + + /* get duty cycle */ + tmp = readl(tpm->base + PWM_IMX_TPM_CnV(pwm->hwpwm)); + tmp *= (1 << val) * NSEC_PER_SEC; + state->duty_cycle = DIV_ROUND_CLOSEST_ULL(tmp, rate); + + /* get polarity */ + val = readl(tpm->base + PWM_IMX_TPM_CnSC(pwm->hwpwm)); + if (val & PWM_IMX_TPM_CnSC_ELSnA) + state->polarity = PWM_POLARITY_INVERSED; + else + state->polarity = PWM_POLARITY_NORMAL; + + /* get channel status */ + state->enabled = tpm->chn_status[pwm->hwpwm] ? true : false; + + mutex_unlock(&tpm->lock); +} + +static int pwm_imx_tpm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + struct pwm_state *state) +{ + struct imx_tpm_pwm_chip *tpm = to_imx_tpm_pwm_chip(chip); + struct pwm_state curstate; + u32 duty_cycle = state->duty_cycle; + int ret; + + pwm_imx_tpm_get_state(chip, pwm, &curstate); + + mutex_lock(&tpm->lock); + + if (state->period != curstate.period) { + /* + * TPM counter is shared by multiple channels, so + * the prescale and period can NOT be modified when + * there are multiple channels used. + */ + if (tpm->user_count != 1) + return -EBUSY; + ret = pwm_imx_tpm_config_counter(chip, state->period); + if (ret) + return ret; + } + + if (!state->enabled) + duty_cycle = 0; + + if (state->duty_cycle != curstate.duty_cycle || + state->polarity != curstate.polarity) + pwm_imx_tpm_config(chip, pwm, + state->period, duty_cycle, state->polarity); + + if (state->enabled != curstate.enabled) + pwm_imx_tpm_enable(chip, pwm, state->enabled); + + mutex_unlock(&tpm->lock); + + return 0; +} + +static int pwm_imx_tpm_request(struct pwm_chip *chip, struct pwm_device *dev) +{ + struct imx_tpm_pwm_chip *tpm = to_imx_tpm_pwm_chip(chip); + + mutex_lock(&tpm->lock); + tpm->user_count++; + mutex_unlock(&tpm->lock); + + return 0; +} + +static void pwm_imx_tpm_free(struct pwm_chip *chip, struct pwm_device *dev) +{ + struct imx_tpm_pwm_chip *tpm = to_imx_tpm_pwm_chip(chip); + + mutex_lock(&tpm->lock); + tpm->user_count--; + mutex_unlock(&tpm->lock); +} + +static const struct pwm_ops imx_tpm_pwm_ops = { + .get_state = pwm_imx_tpm_get_state, + .request = pwm_imx_tpm_request, + .apply = pwm_imx_tpm_apply, + .free = pwm_imx_tpm_free, + .owner = THIS_MODULE, +}; + +static int pwm_imx_tpm_probe(struct platform_device *pdev) +{ + struct imx_tpm_pwm_chip *tpm; + struct resource *res; + int ret; + + tpm = devm_kzalloc(&pdev->dev, sizeof(*tpm), GFP_KERNEL); + if (!tpm) + return -ENOMEM; + + platform_set_drvdata(pdev, tpm); + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + tpm->base = devm_ioremap_resource(&pdev->dev, res); + if (IS_ERR(tpm->base)) { + ret = PTR_ERR(tpm->base); + if (ret != -EPROBE_DEFER) + dev_err(&pdev->dev, "pwm ioremap failed %d\n", ret); + return ret; + } + + tpm->clk = devm_clk_get(&pdev->dev, NULL); + if (IS_ERR(tpm->clk)) { + ret = PTR_ERR(tpm->clk); + if (ret != -EPROBE_DEFER) + dev_err(&pdev->dev, "failed to get pwm clk %d\n", ret); + return ret; + } + + ret = clk_prepare_enable(tpm->clk); + if (ret) { + dev_err(&pdev->dev, + "failed to prepare or enable clk %d\n", ret); + return ret; + } + + tpm->chip.dev = &pdev->dev; + tpm->chip.ops = &imx_tpm_pwm_ops; + tpm->chip.base = -1; + tpm->chip.npwm = PWM_IMX_TPM_MAX_CHANNEL_NUM; + + mutex_init(&tpm->lock); + + ret = pwmchip_add(&tpm->chip); + if (ret) { + dev_err(&pdev->dev, "failed to add pwm chip %d\n", ret); + clk_disable_unprepare(tpm->clk); + } + + return ret; +} + +static int pwm_imx_tpm_remove(struct platform_device *pdev) +{ + struct imx_tpm_pwm_chip *tpm = platform_get_drvdata(pdev); + + clk_disable_unprepare(tpm->clk); + + return pwmchip_remove(&tpm->chip); +} + +static int __maybe_unused pwm_imx_tpm_suspend(struct device *dev) +{ + struct imx_tpm_pwm_chip *tpm = dev_get_drvdata(dev); + + clk_disable_unprepare(tpm->clk); + + return 0; +} + +static int __maybe_unused pwm_imx_tpm_resume(struct device *dev) +{ + struct imx_tpm_pwm_chip *tpm = dev_get_drvdata(dev); + int ret = clk_prepare_enable(tpm->clk); + + if (ret) + dev_err(dev, + "failed to prepare or enable clk %d\n", ret); + + return ret; +}; + +static SIMPLE_DEV_PM_OPS(imx_tpm_pwm_pm, + pwm_imx_tpm_suspend, pwm_imx_tpm_resume); + +static const struct of_device_id imx_tpm_pwm_dt_ids[] = { + { .compatible = "fsl,imx-tpm-pwm", }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, imx_tpm_pwm_dt_ids); + +static struct platform_driver imx_tpm_pwm_driver = { + .driver = { + .name = "imx-tpm-pwm", + .of_match_table = imx_tpm_pwm_dt_ids, + .pm = &imx_tpm_pwm_pm, + }, + .probe = pwm_imx_tpm_probe, + .remove = pwm_imx_tpm_remove, +}; +module_platform_driver(imx_tpm_pwm_driver); + +MODULE_AUTHOR("Anson Huang "); +MODULE_DESCRIPTION("i.MX TPM PWM Driver"); +MODULE_LICENSE("GPL v2");