From patchwork Fri Sep 4 06:44:55 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Weiyi Lu X-Patchwork-Id: 11755909 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id DC85B109A for ; Fri, 4 Sep 2020 06:46:43 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B4914206B8 for ; Fri, 4 Sep 2020 06:46:43 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="OkmKcU1O"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Axx6EAVB" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B4914206B8 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=F6/1sgxHTmK3TkntNjC0WFMt/jiQCpxc+IaUg5mOeb0=; b=OkmKcU1OxjPDwek/N0s1iDOr4 f/9X+K4CuXG+qGhUVaseriaVmDFd/LdjsPayyCF7JHDZscLqJBTsHCQFlOiKizxZKVeDOoJxBeI4b Hah3VqCRWkp8txAfInR+nCnf5IPn4kDmFXg/hP7x1c6xEiEyqGPuKpGYnstSlH5z9bUokgqN8r1lD Mg5iU+nQl6Ad6DB1CxmBglXClTQaeWbKUpJXirzrEGnK9XJJmcZJtIb5Fx1EYMpAqGi+gB0H03hdx RZZx2OgLXSGHN7HDoqn7QoimJ6c7ItDcgj8pMi0a/M56i00Qor53TM0GdXfvRtqIn93U5/sIGIM53 NjEw8LiPA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TN-00030s-24; Fri, 04 Sep 2020 06:45:21 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kE5TB-0002w6-L4; Fri, 04 Sep 2020 06:45:11 +0000 X-UUID: 94e208e875484f0eac2a1aa504a9b09b-20200903 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=ZdGMDv5zUYGYyGcwMpbNr1XEOrUasDU8u/ZAe2/IJL4=; b=Axx6EAVBmO1AM8mrH68PBSkVDb7n/BBmjascqOFdJN9qHCozIDplTxXuecOJuOvsOmjkR8QERUDcoXRA1UF5rh+bhUWTNAelMNRP+5M7kOHuHpqN9I5cexQEGDiRD8NDsWZZtujRn+dXmkoNRWRgbszUritcxPBwl1Js2LQQI3s=; X-UUID: 94e208e875484f0eac2a1aa504a9b09b-20200903 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 2076919662; Thu, 03 Sep 2020 22:44:59 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 3 Sep 2020 23:44:58 -0700 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 4 Sep 2020 14:44:55 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 4 Sep 2020 14:44:55 +0800 From: Weiyi Lu To: Enric Balletbo Serra , Matthias Brugger , Nicolas Boichat , "Rob Herring" , Sascha Hauer Subject: [PATCH 3/3] arm64: dts: Add power controller device node of MT8192 Date: Fri, 4 Sep 2020 14:44:55 +0800 Message-ID: <1599201895-11013-4-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> References: <1599201895-11013-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200904_024509_853846_F133536A X-CRM114-Status: GOOD ( 12.74 ) X-Spam-Score: -0.2 (/) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-0.2 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 SPF_PASS SPF: sender matches SPF record 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record 0.0 MIME_BASE64_TEXT RAW: Message text disguised using base64 encoding -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature 0.0 UNPARSEABLE_RELAY Informational: message has unparseable relay lines X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org Add power controller node for MT8192. In scpsys node, it contains clocks and regmapping of infracfg for bus protection. And list all the power domains of MT8192 under scpsys node to show the dependency between each other through hierarchical structure. Signed-off-by: Weiyi Lu --- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 148 +++++++++++++++++++++++++++++++ 1 file changed, 148 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi index b3fab4f..be90137 100644 --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -9,6 +9,7 @@ #include #include #include +#include / { compatible = "mediatek,mt8192"; @@ -257,6 +258,153 @@ #interrupt-cells = <2>; }; + scpsys: power-controller@10006000 { + compatible = "mediatek,mt8192-scpsys", "syscon"; + reg = <0 0x10006000 0 0x1000>; + clocks = <&topckgen CLK_TOP_AUD_INTBUS_SEL>, + <&infracfg CLK_INFRA_AUDIO_26M_B>, + <&infracfg CLK_INFRA_AUDIO>, + <&infracfg CLK_INFRA_PMIC_CONN>, + <&topckgen CLK_TOP_MFG_PLL_SEL>, + <&topckgen CLK_TOP_DISP_SEL>, + <&infracfg CLK_INFRA_DEVICE_APC_SYNC>, + <&topckgen CLK_TOP_IPE_SEL>, + <&topckgen CLK_TOP_IMG1_SEL>, + <&topckgen CLK_TOP_IMG2_SEL>, + <&topckgen CLK_TOP_MDP_SEL>, + <&topckgen CLK_TOP_VENC_SEL>, + <&topckgen CLK_TOP_VDEC_SEL>, + <&topckgen CLK_TOP_CAM_SEL>; + clock-names = "audio", "audio1", "audio2", "conn", "mfg", + "disp", "disp1", "ipe", "isp", "isp1", + "mdp", "venc", "vdec", "cam"; + infracfg = <&infracfg>; + #power-domain-cells = <1>; + #address-cells = <1>; + #size-cells = <0>; + + audio@MT8192_POWER_DOMAIN_AUDIO { + reg = ; + }; + + conn@MT8192_POWER_DOMAIN_CONN { + reg = ; + }; + + mfg@MT8192_POWER_DOMAIN_MFG0 { + reg = ; + #address-cells = <1>; + #size-cells = <0>; + + mfg1@MT8192_POWER_DOMAIN_MFG1 { + reg = ; + #address-cells = <1>; + #size-cells = <0>; + + mfg2@MT8192_POWER_DOMAIN_MFG2 { + reg = ; + }; + + mfg3@MT8192_POWER_DOMAIN_MFG3 { + reg = ; + }; + + mfg4@MT8192_POWER_DOMAIN_MFG4 { + reg = ; + }; + + mfg5@MT8192_POWER_DOMAIN_MFG5 { + reg = ; + }; + + mfg6@MT8192_POWER_DOMAIN_MFG6 { + reg = ; + }; + }; + }; + + disp@MT8192_POWER_DOMAIN_DISP { + reg = ; + clocks = <&mmsys CLK_MM_SMI_INFRA>, + <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_GALS>, + <&mmsys CLK_MM_SMI_IOMMU>; + #address-cells = <1>; + #size-cells = <0>; + + ipe@MT8192_POWER_DOMAIN_IPE { + reg = ; + clocks = <&ipesys CLK_IPE_LARB19>, + <&ipesys CLK_IPE_LARB20>, + <&ipesys CLK_IPE_SMI_SUBCOM>, + <&ipesys CLK_IPE_GALS>; + }; + + isp@MT8192_POWER_DOMAIN_ISP { + reg = ; + clocks = <&imgsys CLK_IMG_LARB9>, + <&imgsys CLK_IMG_GALS>; + }; + + isp2@MT8192_POWER_DOMAIN_ISP2 { + reg = ; + clocks = <&imgsys2 CLK_IMG2_LARB11>, + <&imgsys2 CLK_IMG2_GALS>; + }; + + mdp@MT8192_POWER_DOMAIN_MDP { + reg = ; + clocks = <&mdpsys CLK_MDP_SMI0>; + }; + + venc@MT8192_POWER_DOMAIN_VENC { + reg = ; + clocks = <&vencsys CLK_VENC_SET1_VENC>; + }; + + vdec@MT8192_POWER_DOMAIN_VDEC { + reg = ; + clocks = <&vdecsys_soc CLK_VDEC_SOC_VDEC>, + <&vdecsys_soc CLK_VDEC_SOC_LAT>, + <&vdecsys_soc CLK_VDEC_SOC_LARB1>; + #address-cells = <1>; + #size-cells = <0>; + + vdec2@MT8192_POWER_DOMAIN_VDEC2 { + reg = ; + clocks = <&vdecsys CLK_VDEC_VDEC>, + <&vdecsys CLK_VDEC_LAT>, + <&vdecsys CLK_VDEC_LARB1>; + }; + }; + + cam@MT8192_POWER_DOMAIN_CAM { + reg = ; + clocks = <&camsys CLK_CAM_LARB13>, + <&camsys CLK_CAM_LARB14>, + <&camsys CLK_CAM_CCU_GALS>, + <&camsys CLK_CAM_CAM2MM_GALS>; + #address-cells = <1>; + #size-cells = <0>; + + cam_rawa@MT8192_POWER_DOMAIN_CAM_RAWA { + reg = ; + clocks = <&camsys_rawa CLK_CAM_RAWA_LARBX>; + }; + + cam_rawb@MT8192_POWER_DOMAIN_CAM_RAWB { + reg = ; + clocks = <&camsys_rawb CLK_CAM_RAWB_LARBX>; + }; + + cam_rawc@MT8192_POWER_DOMAIN_CAM_RAWC { + reg = ; + clocks = <&camsys_rawc CLK_CAM_RAWC_LARBX>; + }; + }; + }; + }; + watchdog: watchdog@10007000 { compatible = "mediatek,mt8192-wdt"; reg = <0 0x10007000 0 0x100>;