From patchwork Fri Nov 6 09:27:56 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 11886539 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.8 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D9218C388F2 for ; Fri, 6 Nov 2020 09:30:11 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 58E8C20B80 for ; Fri, 6 Nov 2020 09:30:11 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="T0i54jK5"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="PuAvjWkw" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 58E8C20B80 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=PnAAeAErwwYwjvNjH9i6SmO6WRB501coQbuP/9znHuo=; b=T0i54jK5IUJnT0HbwfiHlM+Gr 73ORARPSUy9HjIUWRFpNTCpfR78H25+ooh77FW7ilXIZ0Vw87j0J/yfLxIXIgX/Z083H49O9h7qET gfSWpo5DgaFVoSsKKLnXp+eZORNcjpk2cQyxcKrpBT+KCUcNU7+Xgy12ai3ZCiuPe3o/9nLKUET6h E+2wxs5CHGiZUMLJKrdsOGF8gcEDzXpxLSsaEXaz94bgjloaqifhMVwwcpJCPEKPCgMbyG7ZoelUZ upTby6R2ihz1QkSMXHJq9nrojF+C4ntg2xZmB4+MZBGpAO2DALJmznwGU4nYNJ7ioo/XPsK99TfDJ tav/byEDw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kay2w-0000nW-Cn; Fri, 06 Nov 2020 09:28:38 +0000 Received: from esa6.microchip.iphmx.com ([216.71.154.253]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kay2q-0000lL-CP for linux-arm-kernel@lists.infradead.org; Fri, 06 Nov 2020 09:28:33 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1604654912; x=1636190912; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=5kPPY8aoeoIt3eWzwt2rrqZVySb3GOzC6e0UsowoKcY=; b=PuAvjWkwC6D2OorK8OipBrUJjU3JSRPz0Tk9zixFiHtgQuP5St8mBlJr kc2TjtCyS1T0W+Ai5l4pEdOI4racXMDuu9vSW41BkEUh9ZACxG8C0OCbZ RmGO2+hXNjw+RmePZxraTGQnC2pfR7LyLL2DeYIeRZViu1ohvwQGu35I2 D2Iwy4gtneLjp4a+oNTSnLAgpC9QnSON9EJ66H97QKpUAqjC5r6v4D/hV YXEjvWbE0/Can4Sqz2xPAQwzzQEcELlLTkQJ4riQzAvFljhRWAR6Gi04i 4v86nXJwEfDCoXLuHlYh3xgi/kAMlrjoxCNFGYFr6mqAqE12cdMwMpGCI w==; IronPort-SDR: 1fjsl6yYM7fNbXBvBe9gzLHQ8E82cXtCSuTOF+YjYmt0o7jEVNsUR9B9RX2OlFcluwUZ2pNLXF FTZTrE8/A/GQmH+DU5946tlGOgKkkrrt2GLXUKDzlHMgc9Oc/36wd6Aox5nJvuLvqmV2W8wutL tkh5ypAVgVXZuPlycp2cvFQEedgMAR7oz3Nnq48ChVDN6jpo6I7iTg4DjI7hIRAhmVzsaRxsMk yq+jtBmjXYD/H3ZimlUoZ2bxn76JVktCfqSNP1E4y8t7Hb/kyAdK6ssR/UWp4N/TPBQvKqNUt8 POY= X-IronPort-AV: E=Sophos;i="5.77,456,1596524400"; d="scan'208";a="32677730" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 06 Nov 2020 02:28:30 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Fri, 6 Nov 2020 02:28:30 -0700 Received: from m18063-ThinkPad-T460p.microchip.com (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Fri, 6 Nov 2020 02:28:25 -0700 From: Claudiu Beznea To: , , , , , Subject: [PATCH v3 03/11] clk: at91: sama7g5: allow SYS and CPU PLLs to be exported and referenced in DT Date: Fri, 6 Nov 2020 11:27:56 +0200 Message-ID: <1604654884-30339-4-git-send-email-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1604654884-30339-1-git-send-email-claudiu.beznea@microchip.com> References: <1604654884-30339-1-git-send-email-claudiu.beznea@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201106_042832_647222_F92C75F6 X-CRM114-Status: GOOD ( 11.37 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, eugen.hristev@microchip.com, Claudiu Beznea , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Eugen Hristev Allow SYSPLL and CPUPLL to be referenced as a PMC_TYPE_CORE clock from phandle in DT. Suggested-by: Claudiu Beznea Signed-off-by: Eugen Hristev [claudiu.beznea@microchip.com: adapt commit message, add CPU PLL] Signed-off-by: Claudiu Beznea --- drivers/clk/at91/sama7g5.c | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/clk/at91/sama7g5.c b/drivers/clk/at91/sama7g5.c index 7ef7963126b6..d3c3469d47d9 100644 --- a/drivers/clk/at91/sama7g5.c +++ b/drivers/clk/at91/sama7g5.c @@ -117,7 +117,8 @@ static const struct { .p = "cpupll_fracck", .l = &pll_layout_divpmc, .t = PLL_TYPE_DIV, - .c = 1, }, + .c = 1, + .eid = PMC_CPUPLL, }, }, [PLL_ID_SYS] = { @@ -131,7 +132,8 @@ static const struct { .p = "syspll_fracck", .l = &pll_layout_divpmc, .t = PLL_TYPE_DIV, - .c = 1, }, + .c = 1, + .eid = PMC_SYSPLL, }, }, [PLL_ID_DDR] = {