From patchwork Mon Mar 29 05:57:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Liu Ying X-Patchwork-Id: 12170797 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,MSGID_FROM_MTA_HEADER,SPF_HELO_NONE, SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id BC9DFC433DB for ; Mon, 29 Mar 2021 18:42:14 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D17DC61981 for ; Mon, 29 Mar 2021 18:42:13 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D17DC61981 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nxp.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=X0bx+QL3yuppMG+0ffaMqTacR2w4XV83Y3XKGpUn2sU=; b=ksDIguTaA2tEU+7qVzGSXXTJ7 JGq/7ZsFS90TulnPxu+Rm/Yt5PZaQ3Fa5XSJz7w2y01H+yiZI6TSxNNQIEy6tajPDEusERwASkqHC fRFIwfGBSrlGOn3vco+GONyKJYwCTE1HXnHJWQ3RHW/2mQoV9SQy/RwbXAoxZTOU+1UsxhC0H+RVR TlGnZG5r0JWt32EQgwIcEzeKd6xVCKV8rlp+tBNLDBBIq/NuUCsCFzFdLK40XTv6ChFyt5N61YaRi tkRIpFcxA7oCR+AeyH4rqoI/e1oh4tSXEwJCkjJ0UQu5xkpqNMKweBQM8uUEBLRdFnwP0WLx1fbj8 Eq9YbaZWg==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lQwnN-0015Nd-VV; Mon, 29 Mar 2021 18:39:26 +0000 Received: from mail-db8eur05on2068.outbound.protection.outlook.com ([40.107.20.68] helo=EUR05-DB8-obe.outbound.protection.outlook.com) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lQpMI-000akQ-GO for linux-arm-kernel@lists.infradead.org; Mon, 29 Mar 2021 10:43:00 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XSOq2nBlG2tOYKfm61EU2Q1T8xfnaSSe0R4wtri5izmhsUhfLEMEeNQjZ3PxEwCVbudSE186bwqGnR+2Z1GWRHT7rDiM4G9jSEYuZleiCO5VyGEeky5b18JD2faenEzlHxr4ssxvBBMT1/uT0DDelA8tlbAK6GS/pl+NLgkQtLMKGGQ791iJEumoYhRtGoN1zehQjM9V26w7Ig8+dtX24ui8JqEkGGxLA/G/jLu1mDSZ9fW+d0Sg/tm717BUty65d+j5h3+d2tkiT1IB/Pqu2sb/gqQndyD+1EOzMjfw8EjNfW46my4Y88jUnFydqtOwxjcmNZVnwa/U2xwr9NWhIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cupGbUy8bnSfmGwPvc0xmgY3KRWendusf4kk+BPRhgc=; b=BclZhP7WC4xabziebTiR4UwkeQFLwkr1j6Mr4+6+LxGpQLY+xVITpKdehKVfnt7P9yOa99BfJjSGLT5ZtUN3b2G5irJZ5vE6vthAuhlIlssx3edMwkb4oz3Nqi2qWN7wbGvU4q/j9HbLzOv5rgnOaF6tGlqIIj+mQkw0E0nyRA2XTNec5fYne+0wEaYQaG+xfOTvGFyxvVOQSgPcQIfZOv01RJfrO4dynrnc+6gPBzrWZUkRa7YT5+7DINF0Uo9llwl07L7S8+qxS16AUGoC/RUvmhaBQthif06nw9nenOKkXZptDPiubqnEiz7i131w/WEzgcws0PtT8UiTW/xo2w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cupGbUy8bnSfmGwPvc0xmgY3KRWendusf4kk+BPRhgc=; b=spjjOGT757AJM0fxZsCteC6vvkxBB31xW0USyIzbJ6jYLHBuPADnY5UHIfFO0253/8fMp/3pWkLpzV78L5xLoibWw7ShfDhTQzsXkoPPWniBJ9AHZ5GAMCPlaTG0dLnh9XdHDtb9FTDeMWICvIR6l2me+GnUnEJdEtGo3qixen4= Authentication-Results: lists.infradead.org; dkim=none (message not signed) header.d=none;lists.infradead.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB3983.eurprd04.prod.outlook.com (2603:10a6:803:4c::16) by VI1PR0401MB2320.eurprd04.prod.outlook.com (2603:10a6:800:29::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3977.26; Mon, 29 Mar 2021 06:12:10 +0000 Received: from VI1PR04MB3983.eurprd04.prod.outlook.com ([fe80::3ce1:4759:5c33:514c]) by VI1PR04MB3983.eurprd04.prod.outlook.com ([fe80::3ce1:4759:5c33:514c%5]) with mapi id 15.20.3977.033; Mon, 29 Mar 2021 06:12:10 +0000 From: Liu Ying To: linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: p.zabel@pengutronix.de, airlied@linux.ie, daniel@ffwll.ch, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, robh+dt@kernel.org, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, laurentiu.palcu@oss.nxp.com, guido.gunther@puri.sm, marcel.ziswiler@toradex.com Subject: [PATCH v9 1/6] dt-bindings: display: imx: Add i.MX8qxp/qm DPU binding Date: Mon, 29 Mar 2021 13:57:21 +0800 Message-Id: <1616997446-8783-2-git-send-email-victor.liu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1616997446-8783-1-git-send-email-victor.liu@nxp.com> References: <1616997446-8783-1-git-send-email-victor.liu@nxp.com> X-Originating-IP: [119.31.174.66] X-ClientProxiedBy: HKAPR03CA0027.apcprd03.prod.outlook.com (2603:1096:203:c9::14) To VI1PR04MB3983.eurprd04.prod.outlook.com (2603:10a6:803:4c::16) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from localhost.localdomain (119.31.174.66) by HKAPR03CA0027.apcprd03.prod.outlook.com (2603:1096:203:c9::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.20.3999.14 via Frontend Transport; Mon, 29 Mar 2021 06:12:05 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 790cdbc7-b5ed-4c91-136f-08d8f27996b2 X-MS-TrafficTypeDiagnostic: VI1PR0401MB2320: X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:5797; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: kCRlj6EMec1sb7+4/60J3ZG/DOtqmAGmMDOxPQT8rYHYu0F2Q4y3CW1U7CrcOh2q+CacoZodEZmWdT6P5IEC/akMejrqtc+n5vSuQF+53iLBftFQ9LtauwsQQRV8wUWxPWKVGAJMN+cPqt1ZoUFF0cLf9/N3i27RCGeVO1JRu28NWJ88IL4fpyL8xncgic27pzPEGECribVoKBchifdeWuR9DVa7U3cvnhhFHlcIRSm/szzBzbk+Z3iG6hNCx3b1LUxbeB//GhEcmfF9p+9XcTUOXS+rWTjt+F3etXwmN90E5ZfajNPEGb8zJyVDomk5IS5d/dU3povd9jQAnBklDPRhUSOJDUewy1hmMBMS8pCYyg20tCf04h7zEJICAHlBQ184TXnjfLLXWduGRfFDq2qVU7V2y7AzK/PnRZfPBmXmVtO/xdJuMOJ9nuIUZ4gmfoIZ2IK3zPc6IWKeybKpviHrHmHL1llD4fN4eo2krghHAifVCludcaKp0W7Yd1kjJP3wG4KPfdRGT3UBso735NuD6ONS5FPBKIpvOI7gjQBLAoFboB6rwFqxqZ9A9+ENIjScfZO2gdpxGx0/YokQhM1fNhBRoW/hKfp3tEuN8rBcfDmd4ScWNpFPGzsBUmErjDjOMuUdB9YWLmDlNsLWJi37JA8Gg38ySxkx2O4iGDKhohyQiTLPhv8V3nClttJ0VzOOmjMuXeItTNIV5cQj1d+0jKrJ2GSANwp5Lqocp7CViKqdONrvKRUKAU+1IBgWzso/IQGxY5bfr0WRDbMlfg== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB3983.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(366004)(396003)(376002)(136003)(346002)(186003)(16526019)(6506007)(7416002)(83380400001)(36756003)(2906002)(956004)(52116002)(26005)(69590400012)(86362001)(478600001)(38100700001)(30864003)(316002)(8936002)(6666004)(4326008)(6486002)(66946007)(66556008)(66476007)(6512007)(5660300002)(966005)(8676002)(2616005); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData: DoMw/PGvcCAuBAi1DZfszsZAd2BRSAsEfNZfrE547W3H48leH37oI/sSQiGUDejDR6ghMrPdWy08AIWssEqSNfqzaKdXB20srxr/+JA5rz9Wr5lFCesFmAXS/JkoTh0/EPLFOGYACuTGVjJtjFxjksUs72ibZ7+iNfNP8aIE7ScArndLV8e+sMWrh+tGbVUfj/SimtKlkntk/bRMZGi3lgbl1uQrhyRZP3Ta5pq+cnBqGUMkTATSv0FDjKFjWoPjS4MNCIPqh7lOKrmgjg8VQ7AExxQUTQYx+UeBW4TKhh6YEmG9FTSFGaSZsBkrhfGvgR3OmAkEutxO2yRpgXh4TGRjdVax07ZGY2XhMWQMajvQcikGGhjHULfOWO3esWoM+6Yeo814plkrpdP1w3+rpb/1sefQ0Kes5uZKW77yYcPNgiqdVT2yb/tKvdoxepnJlcDEvZ+gKMVePuFSvs7zqG04ZN/Lde5h17cWldez6wk5vAZKXnB5D7wOdR4O4s1ilc4M8XpKcUuIq317TNec9GSnmQC98h6h2vAgQSQ3ieTVbZK9SBiXpBCJS8/pYJL/G1rUmmS7gwXAn3jx+bebfuVC2IejJjUNH1cblPyMEUmdfyYrQp8rqvHE+PkmAJ8hvHIEe4w2OAO0+LufaPDixrQCxEc7WDhXUa8j+tKaOdOZUMrw7cHHQivCsrgyakpK+JuI4/zXl1+TD0G8n8KEHq1KbATqhfBHgQulG+fEELcbY8MJsCS+FouA6jdzBv7fsJBwuzFktii5Tt6EoRVPBqRavH6Y9g6z5ZrSln+lY+A4ih/wo4mD4D4suJ1Q/yRDUSM38qqj2NC1CjGqU1i8Mpp3Nvsj52mhJgMTOK6UXcKwUFSau9WXKlG3or1XMupKM3i2c0BnSY0FLl4OZrfxVJP6ChVbYFPqG8LDK2NjhjFypbQ1i3bSTP6PrTgxBXdyQIIiBNik9YukeKRLHJ8Ubj1APzLvbkTLVehzAeB1BuiwjIfPYKdmYYjg+YjDDjdlDjXMwKeivVr9X0ph6uFlZo+JSIFGUeh7Qsze+HML9gl53aYlFiLea42T9/7R7qqQSXSa7PfPxNwdPC4gmfk6i28uJ5B+BYuNEA/9SXLe6X6dQMps9DVWSVDh41II6J23A8sSH7hdnVuOtXwmMip9wyXQdUpqQ0F7sZhyW5CQz8Uk6KrzGZCfir06L6g5aUtjakemOumY1nH2DrJj6HV2HVbqLcRxFecIAY1KREJ4EvK/ixDmp44YoKG4sW+ID2RhWOWwa2eE2DUE+bbVkszssDwmmhJoVpaG2593FACygzKdIDEuFSWAMCYhiJxOUvJe X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 790cdbc7-b5ed-4c91-136f-08d8f27996b2 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB3983.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Mar 2021 06:12:10.7931 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: x6bW2KPJp8TVec3IgM501wyFQhXo2XJNa4aBYcjEXpW6eXK1JRxxSrXwj0vhCRh8VQbx8o6FcP8LfrN+o0qXIw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2320 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210329_114258_826819_03298959 X-CRM114-Status: GOOD ( 13.47 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This patch adds bindings for i.MX8qxp/qm Display Processing Unit. Reviewed-by: Rob Herring Signed-off-by: Liu Ying --- v8->v9: * No change. v7->v8: * No change. v6->v7: * Add Rob's R-b tag back. v5->v6: * Use graph schema. So, drop Rob's R-b tag as review is needed. v4->v5: * No change. v3->v4: * Improve compatible property by using enum instead of oneOf+const. (Rob) * Add Rob's R-b tag. v2->v3: * No change. v1->v2: * Fix yamllint warnings. * Require bypass0 and bypass1 clocks for both i.MX8qxp and i.MX8qm, as the display controller subsystem spec does say that they exist. * Use new dt binding way to add clocks in the example. * Trivial tweaks for the example. .../bindings/display/imx/fsl,imx8qxp-dpu.yaml | 387 +++++++++++++++++++++ 1 file changed, 387 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml diff --git a/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml new file mode 100644 index 00000000..9da9560 --- /dev/null +++ b/Documentation/devicetree/bindings/display/imx/fsl,imx8qxp-dpu.yaml @@ -0,0 +1,387 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/imx/fsl,imx8qxp-dpu.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX8qm/qxp Display Processing Unit + +maintainers: + - Liu Ying + +description: | + The Freescale i.MX8qm/qxp Display Processing Unit(DPU) is comprised of two + main components that include a blit engine for 2D graphics accelerations + and a display controller for display output processing, as well as a command + sequencer. + +properties: + compatible: + enum: + - fsl,imx8qxp-dpu + - fsl,imx8qm-dpu + + reg: + maxItems: 1 + + interrupts: + items: + - description: | + store9 shadow load interrupt(blit engine) + - description: | + store9 frame complete interrupt(blit engine) + - description: | + store9 sequence complete interrupt(blit engine) + - description: | + extdst0 shadow load interrupt + (display controller, content stream 0) + - description: | + extdst0 frame complete interrupt + (display controller, content stream 0) + - description: | + extdst0 sequence complete interrupt + (display controller, content stream 0) + - description: | + extdst4 shadow load interrupt + (display controller, safety stream 0) + - description: | + extdst4 frame complete interrupt + (display controller, safety stream 0) + - description: | + extdst4 sequence complete interrupt + (display controller, safety stream 0) + - description: | + extdst1 shadow load interrupt + (display controller, content stream 1) + - description: | + extdst1 frame complete interrupt + (display controller, content stream 1) + - description: | + extdst1 sequence complete interrupt + (display controller, content stream 1) + - description: | + extdst5 shadow load interrupt + (display controller, safety stream 1) + - description: | + extdst5 frame complete interrupt + (display controller, safety stream 1) + - description: | + extdst5 sequence complete interrupt + (display controller, safety stream 1) + - description: | + disengcfg0 shadow load interrupt + (display controller, display stream 0) + - description: | + disengcfg0 frame complete interrupt + (display controller, display stream 0) + - description: | + disengcfg0 sequence complete interrupt + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt0 + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt1 + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt2 + (display controller, display stream 0) + - description: | + framegen0 programmable interrupt3 + (display controller, display stream 0) + - description: | + signature0 shadow load interrupt + (display controller, display stream 0) + - description: | + signature0 measurement valid interrupt + (display controller, display stream 0) + - description: | + signature0 error condition interrupt + (display controller, display stream 0) + - description: | + disengcfg1 shadow load interrupt + (display controller, display stream 1) + - description: | + disengcfg1 frame complete interrupt + (display controller, display stream 1) + - description: | + disengcfg1 sequence complete interrupt + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt0 + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt1 + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt2 + (display controller, display stream 1) + - description: | + framegen1 programmable interrupt3 + (display controller, display stream 1) + - description: | + signature1 shadow load interrupt + (display controller, display stream 1) + - description: | + signature1 measurement valid interrupt + (display controller, display stream 1) + - description: | + signature1 error condition interrupt + (display controller, display stream 1) + - description: | + command sequencer error condition interrupt(command sequencer) + - description: | + common control software interrupt0(common control) + - description: | + common control software interrupt1(common control) + - description: | + common control software interrupt2(common control) + - description: | + common control software interrupt3(common control) + - description: | + framegen0 sychronization status activated interrupt + (display controller, safety stream 0) + - description: | + framegen0 sychronization status deactivated interrupt + (display controller, safety stream 0) + - description: | + framegen0 sychronization status activated interrupt + (display controller, content stream 0) + - description: | + framegen0 sychronization status deactivated interrupt + (display controller, content stream 0) + - description: | + framegen1 sychronization status activated interrupt + (display controller, safety stream 1) + - description: | + framegen1 sychronization status deactivated interrupt + (display controller, safety stream 1) + - description: | + framegen1 sychronization status activated interrupt + (display controller, content stream 1) + - description: | + framegen1 sychronization status deactivated interrupt + (display controller, content stream 1) + + interrupt-names: + items: + - const: store9_shdload + - const: store9_framecomplete + - const: store9_seqcomplete + - const: extdst0_shdload + - const: extdst0_framecomplete + - const: extdst0_seqcomplete + - const: extdst4_shdload + - const: extdst4_framecomplete + - const: extdst4_seqcomplete + - const: extdst1_shdload + - const: extdst1_framecomplete + - const: extdst1_seqcomplete + - const: extdst5_shdload + - const: extdst5_framecomplete + - const: extdst5_seqcomplete + - const: disengcfg_shdload0 + - const: disengcfg_framecomplete0 + - const: disengcfg_seqcomplete0 + - const: framegen0_int0 + - const: framegen0_int1 + - const: framegen0_int2 + - const: framegen0_int3 + - const: sig0_shdload + - const: sig0_valid + - const: sig0_error + - const: disengcfg_shdload1 + - const: disengcfg_framecomplete1 + - const: disengcfg_seqcomplete1 + - const: framegen1_int0 + - const: framegen1_int1 + - const: framegen1_int2 + - const: framegen1_int3 + - const: sig1_shdload + - const: sig1_valid + - const: sig1_error + - const: cmdseq_error + - const: comctrl_sw0 + - const: comctrl_sw1 + - const: comctrl_sw2 + - const: comctrl_sw3 + - const: framegen0_primsync_on + - const: framegen0_primsync_off + - const: framegen0_secsync_on + - const: framegen0_secsync_off + - const: framegen1_primsync_on + - const: framegen1_primsync_off + - const: framegen1_secsync_on + - const: framegen1_secsync_off + + clocks: + maxItems: 8 + + clock-names: + items: + - const: axi + - const: cfg + - const: pll0 + - const: pll1 + - const: bypass0 + - const: bypass1 + - const: disp0 + - const: disp1 + + power-domains: + items: + - description: DC power-domain + - description: PLL0 power-domain + - description: PLL1 power-domain + + power-domain-names: + items: + - const: dc + - const: pll0 + - const: pll1 + + fsl,dpr-channels: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: | + List of phandle which points to DPR channels associated with + this DPU instance. + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + properties: + port@0: + $ref: /schemas/graph.yaml#/properties/port + description: The DPU output port node from display stream0. + + port@1: + $ref: /schemas/graph.yaml#/properties/port + description: The DPU output port node from display stream1. + + required: + - port@0 + - port@1 + +required: + - compatible + - reg + - interrupts + - interrupt-names + - clocks + - clock-names + - power-domains + - power-domain-names + - fsl,dpr-channels + - ports + +additionalProperties: false + +examples: + - | + #include + #include + dpu@56180000 { + compatible = "fsl,imx8qxp-dpu"; + reg = <0x56180000 0x40000>; + interrupt-parent = <&dc0_irqsteer>; + interrupts = <448>, <449>, <450>, <64>, + <65>, <66>, <67>, <68>, + <69>, <70>, <193>, <194>, + <195>, <196>, <197>, <72>, + <73>, <74>, <75>, <76>, + <77>, <78>, <79>, <80>, + <81>, <199>, <200>, <201>, + <202>, <203>, <204>, <205>, + <206>, <207>, <208>, <0>, + <1>, <2>, <3>, <4>, + <82>, <83>, <84>, <85>, + <209>, <210>, <211>, <212>; + interrupt-names = "store9_shdload", + "store9_framecomplete", + "store9_seqcomplete", + "extdst0_shdload", + "extdst0_framecomplete", + "extdst0_seqcomplete", + "extdst4_shdload", + "extdst4_framecomplete", + "extdst4_seqcomplete", + "extdst1_shdload", + "extdst1_framecomplete", + "extdst1_seqcomplete", + "extdst5_shdload", + "extdst5_framecomplete", + "extdst5_seqcomplete", + "disengcfg_shdload0", + "disengcfg_framecomplete0", + "disengcfg_seqcomplete0", + "framegen0_int0", + "framegen0_int1", + "framegen0_int2", + "framegen0_int3", + "sig0_shdload", + "sig0_valid", + "sig0_error", + "disengcfg_shdload1", + "disengcfg_framecomplete1", + "disengcfg_seqcomplete1", + "framegen1_int0", + "framegen1_int1", + "framegen1_int2", + "framegen1_int3", + "sig1_shdload", + "sig1_valid", + "sig1_error", + "cmdseq_error", + "comctrl_sw0", + "comctrl_sw1", + "comctrl_sw2", + "comctrl_sw3", + "framegen0_primsync_on", + "framegen0_primsync_off", + "framegen0_secsync_on", + "framegen0_secsync_off", + "framegen1_primsync_on", + "framegen1_primsync_off", + "framegen1_secsync_on", + "framegen1_secsync_off"; + clocks = <&dc0_dpu_lpcg IMX_LPCG_CLK_5>, + <&dc0_dpu_lpcg IMX_LPCG_CLK_4>, + <&clk IMX_SC_R_DC_0_PLL_0 IMX_SC_PM_CLK_PLL>, + <&clk IMX_SC_R_DC_0_PLL_1 IMX_SC_PM_CLK_PLL>, + <&clk IMX_SC_R_DC_0_VIDEO0 IMX_SC_PM_CLK_BYPASS>, + <&clk IMX_SC_R_DC_0_VIDEO1 IMX_SC_PM_CLK_BYPASS>, + <&dc0_disp_lpcg IMX_LPCG_CLK_0>, + <&dc0_disp_lpcg IMX_LPCG_CLK_1>; + clock-names = "axi", "cfg", + "pll0", "pll1", "bypass0", "bypass1", + "disp0", "disp1"; + power-domains = <&pd IMX_SC_R_DC_0>, + <&pd IMX_SC_R_DC_0_PLL_0>, + <&pd IMX_SC_R_DC_0_PLL_1>; + power-domain-names = "dc", "pll0", "pll1"; + fsl,dpr-channels = <&dc0_dpr1_channel1>, + <&dc0_dpr1_channel2>, + <&dc0_dpr1_channel3>, + <&dc0_dpr2_channel1>, + <&dc0_dpr2_channel2>, + <&dc0_dpr2_channel3>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpu0_disp0_pixel_combiner0_ch0: endpoint { + remote-endpoint = <&pixel_combiner0_ch0_dpu0_disp0>; + }; + }; + + port@1 { + reg = <1>; + dpu0_disp1_pixel_combiner0_ch1: endpoint { + remote-endpoint = <&pixel_combiner0_ch1_dpu0_disp1>; + }; + }; + }; + };