From patchwork Thu Jun 15 03:04:11 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 9787987 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 04CB260231 for ; Thu, 15 Jun 2017 03:33:57 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id DB1A12854A for ; Thu, 15 Jun 2017 03:33:56 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id CF4D2285A8; Thu, 15 Jun 2017 03:33:56 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 677182854A for ; Thu, 15 Jun 2017 03:33:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=0KPBUgtaWgLvPxQxjKHppjG4UO8KBiRCZedWO3u5T7I=; b=jj+3X7dkYR1j6gOvSDNX1Ro4yc 7tiZowBVA07QKci3u9dnzcfHbPeWRHwShWKt/DA5bKJEs6kNfeN+S3BT1AoXm6qk6ZqSKe7lMM13m aUCArrQd00oD2pmoDWo6sMR0kMp9jrk7BimDBdvpmzurP+ytPGI7GPQf5CAiBtd0iKHSgdZDCAhoy rvo6V0HVX3JqniAlOgLbzpunWMJ3z9Vxn3dsvZoew5GMEkQRyWUhuGbMfK33yiwIUMMt9ZmmeRUlY hXobxAwIPiTqVk17QcTdOCZ3ND93TeT5gTyhkv0VQS0j7jqXbsdSl6l8YfUmkj1odZhp9YHHENSM7 4rj2CANQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1dLLXd-0006at-JV; Thu, 15 Jun 2017 03:33:53 +0000 Received: from casper.infradead.org ([2001:8b0:10b:1236::1]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dLLLL-0001ly-WF for linux-arm-kernel@bombadil.infradead.org; Thu, 15 Jun 2017 03:21:12 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=casper.20170209; h=References:In-Reply-To:Message-Id:Date: Subject:Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=l8HEG60ACS51qmx+5dpnRvo8Cd2RySFdr2XUItZtdDs=; b=QujfvLWtvg06mTVI/2NeZZasZ QAc6akqy8YNuAWVOmqknafBBizFPCE+Df3W9V0VLLMSDImJ7Q9u1QnzBWiXL3TngS8F9Vjyg3786J V8enGNPeOeXDkL6+rx7cXTrMM5i2sqi73n9BAqX+cbo6NRW62LU2F+zVovt1WWsIGkNPUrZ2qoCjh +gbk6l8u3LPqAR4VAsbLYBpLTT5rzMgH6Lpy6qmbYUGnTyYYlpi1ZG6O3W+PuMuhxbUWtzHw3AwtH F970vUX3ZW54vaHZHgyROSRQFru/qvxGAdIDJ3TNK4kS/O6JZXN9rP/XySZXWII8tuyBcg2uLy3tV 6aPu1sNvA==; Received: from mail-pf0-x230.google.com ([2607:f8b0:400e:c00::230]) by casper.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dLL7t-0003aW-Dg for linux-arm-kernel@lists.infradead.org; Thu, 15 Jun 2017 03:07:20 +0000 Received: by mail-pf0-x230.google.com with SMTP id 83so1424821pfr.0 for ; Wed, 14 Jun 2017 20:06:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=l8HEG60ACS51qmx+5dpnRvo8Cd2RySFdr2XUItZtdDs=; b=HNvNwvSKYLHcfREvSLsqfOue4Xem235gEccuytGbg8MaIdOBXmx4n8WpaE5oUnPz0Z YqGU6H5TFzcGksR6jbZIP+R+QSmfQKDxhYHhhh9QEWsUIpu7rlQm3wGz2hCyQU7ukasM yMMZKiq/Y9hxcq0PmI+4G6YwufIIBIzWJ0LCo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=l8HEG60ACS51qmx+5dpnRvo8Cd2RySFdr2XUItZtdDs=; b=TuACBEAQ5RnCeShVoFO2Rde+V1Oxjvjdu4WMnDPvJjbSO2hdSMTYEBEJNH20qUgqUj One9/Ol8lTv1EH577mIPkLwqHkCuHuVHIe0I4+IvNc0cRp6204oEYXp4gGtsQxgEuj1a jwM4Ho5G38T0HWVKO1B5dkSPfdRTADxatIECISqq5b9Uyh1WfWN+D73kP/zyEgUFZkPt gQjF2KQbUMnZZvcbnG59MOKOkAQA6uKAmvLhDpj9QN2HbCn287lPu1xXnniIw0TTxTm2 6M/64lLtuStnV8b4nwClVcBKL++5wJ+SEUhy6SbINytzoshua9E51m7/CNPDHqaZSrc+ Lsng== X-Gm-Message-State: AKS2vOyNwXvMCr28mMjHP7BP0BLBLs8m0TNyQSgc84Pux9+G80sj075G 1r4mba/6sNASnpQL X-Received: by 10.84.142.131 with SMTP id 3mr2465505plx.211.1497496015763; Wed, 14 Jun 2017 20:06:55 -0700 (PDT) Received: from localhost.localdomain ([45.56.159.17]) by smtp.gmail.com with ESMTPSA id y65sm2156656pgd.33.2017.06.14.20.06.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 14 Jun 2017 20:06:55 -0700 (PDT) From: Guodong Xu To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, xuwei5@hisilicon.com, catalin.marinas@arm.com, will.deacon@arm.com, lgirdwood@gmail.com, broonie@kernel.org, khilman@baylibre.com, arnd@arndb.de, gregory.clement@free-electrons.com, horms+renesas@verge.net.au, olof@lixom.net, thomas.petazzoni@free-electrons.com, yamada.masahiro@socionext.com, riku.voipio@linaro.org, treding@nvidia.com, krzk@kernel.org, eric@anholt.net, damm+renesas@opensource.se, ard.biesheuvel@linaro.org, linus.walleij@linaro.org, geert+renesas@glider.be Subject: [PATCH v4 14/20] dt-bindings: PCI: hisi: Add document for PCIe of Kirin SoCs Date: Thu, 15 Jun 2017 11:04:11 +0800 Message-Id: <20170615030417.14059-15-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 In-Reply-To: <20170615030417.14059-1-guodong.xu@linaro.org> References: <20170615030417.14059-1-guodong.xu@linaro.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20170615_040717_608344_74E19509 X-CRM114-Status: GOOD ( 12.92 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, hw.wangxiaoyin@hisilicon.com, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Xiaowei Song MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Xiaowei Song This patch adds document for PCIe of Kirin SoC series. Signed-off-by: Xiaowei Song Acked-by: Rob Herring --- .../devicetree/bindings/pci/kirin-pcie.txt | 50 ++++++++++++++++++++++ 1 file changed, 50 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/kirin-pcie.txt diff --git a/Documentation/devicetree/bindings/pci/kirin-pcie.txt b/Documentation/devicetree/bindings/pci/kirin-pcie.txt new file mode 100644 index 0000000..68ffa0f --- /dev/null +++ b/Documentation/devicetree/bindings/pci/kirin-pcie.txt @@ -0,0 +1,50 @@ +HiSilicon Kirin SoCs PCIe host DT description + +Kirin PCIe host controller is based on Designware PCI core. +It shares common functions with PCIe Designware core driver +and inherits common properties defined in +Documentation/devicetree/bindings/pci/designware-pci.txt. + +Additional properties are described here: + +Required properties +- compatible: + "hisilicon,kirin960-pcie" for PCIe of Kirin960 SoC +- reg: Should contain rc_dbi, apb, phy, config registers location and length. +- reg-names: Must include the following entries: + "dbi": controller configuration registers; + "apb": apb Ctrl register defined by Kirin; + "phy": apb PHY register defined by Kirin; + "config": PCIe configuration space registers. +- reset-gpios: The gpio to generate PCIe perst assert and deassert signal. + +Optional properties: + +Example based on kirin960: + + pcie@f4000000 { + compatible = "hisilicon,kirin-pcie"; + reg = <0x0 0xf4000000 0x0 0x1000>, <0x0 0xff3fe000 0x0 0x1000>, + <0x0 0xf3f20000 0x0 0x40000>, <0x0 0xF4000000 0 0x2000>; + reg-names = "dbi","apb","phy", "config"; + bus-range = <0x0 0x1>; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + ranges = <0x02000000 0x0 0x00000000 0x0 0xf5000000 0x0 0x2000000>; + num-lanes = <1>; + #interrupt-cells = <1>; + interrupt-map-mask = <0xf800 0 0 7>; + interrupt-map = <0x0 0 0 1 &gic 0 0 0 282 4>, + <0x0 0 0 2 &gic 0 0 0 283 4>, + <0x0 0 0 3 &gic 0 0 0 284 4>, + <0x0 0 0 4 &gic 0 0 0 285 4>; + clocks = <&crg_ctrl HI3660_PCIEPHY_REF>, + <&crg_ctrl HI3660_CLK_GATE_PCIEAUX>, + <&crg_ctrl HI3660_PCLK_GATE_PCIE_PHY>, + <&crg_ctrl HI3660_PCLK_GATE_PCIE_SYS>, + <&crg_ctrl HI3660_ACLK_GATE_PCIE>; + clock-names = "pcie_phy_ref", "pcie_aux", + "pcie_apb_phy", "pcie_apb_sys", "pcie_aclk"; + reset-gpios = <&gpio11 1 0 >; + };