From patchwork Sat Jul 22 19:19:40 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Martin Blumenstingl X-Patchwork-Id: 9858175 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 4FB3E600F5 for ; Sat, 22 Jul 2017 19:33:51 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 5512228449 for ; Sat, 22 Jul 2017 19:33:51 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 499A12846B; Sat, 22 Jul 2017 19:33:51 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, DKIM_VALID, FREEMAIL_FROM, RCVD_IN_DNSWL_NONE autolearn=unavailable version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id E1F9D28449 for ; Sat, 22 Jul 2017 19:33:50 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=l0/et459A4RXKAQxK2jDQ53hF9rsmVh5a7hWWHBMbi4=; b=difEL/DZva7iud11sH80aRg3r4 R4c5mDD7Xf10nn90IkQPh1VQlOlPTujst4VHfLC45Ktzbi073pvQXbNXEIl3lk5hd002GsfBjloEb jNXFj9kGSEPfI+QLCi7ijUB3s8onbpa7WWt94JnP5WMit7Vpwo5QP+4iBMNYLOHRJZx5sUP4Z049H OupaDASv9yW0rRePE07DD2mknYYpiaNTv3Y+X9XhuyBALyOwClLzgPbgDE/CSE/y2+01A5Wbydqy1 OVQlWqfhcGQabAfrRx3hzwAzw/UUyDyrQ74qXuewzWNwA6kKKDIT3IxkPxrsSkBeR40794O3MESnh Wu8iAwug==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1dZ09t-00050c-PM; Sat, 22 Jul 2017 19:33:49 +0000 Received: from mail-wm0-x242.google.com ([2a00:1450:400c:c09::242]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dYzws-0007BN-Hy; Sat, 22 Jul 2017 19:20:24 +0000 Received: by mail-wm0-x242.google.com with SMTP id 79so428552wmg.1; Sat, 22 Jul 2017 12:20:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wbb8c9/76dXejpbddCOtxXv05mcpzj2eYj2V65s7wx0=; b=HElzNfrBWHvrsi+K+krH2yOqYKURzWaI9dvJLXduzee7HNkU03eV1o4LcFyL6cORI+ r4dgD6Vb1tppF1dZKX25JeEmbCclxJSBssTqv01AzeKjmSN8hqTFlejy0/vHUrohJZER 1XxohPzq10OpSAgEZ4PnrmFCaHpVzAPRyxpKuRuKh8FlMZNC7hvoDdHojUhzwExSroFp VpId/wLYPYFQZWRsncVPFlV+kyxm+RnjCIYpg+9rOsmvoz26urnVpke5VvQ0mpb9eb06 sHiTpT0h8s56Ybz3h2AzykOu0XAPp91aRMwr4oPdY+UgfN8nta418qw8WYXaBiqLglIO QoUw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wbb8c9/76dXejpbddCOtxXv05mcpzj2eYj2V65s7wx0=; b=ev3QbQ/UH0LhjyDjlQTEV999JngipULNPuWyfNZDtnHFDtrJmuJhk6ZVYHDF9hPt3G Rh38yCMz+2j8KFqvStgkB9QK0suFrTCQjsPL2KcOPI5mEBYmSWN4+daGP/owA9h+EG4u m/43lyzF3tqIebXzXuznQ8B2qJha53+RbzPD1T2BwnMyoy07IpXNDphrswtYrQatp1qd W5NGkpQhWmAmwsv0tkhhHb7oajMz7Swo8hCTdlNhB2YFNoHEpbhtESOf9VTTXQ23tyE+ SLrX9/uHh9yAC++1dwQ5GtkD58MoInNNXxXrmnYjR0Zng85TlCS284LUdDUK8qSRV8Oc e5Sw== X-Gm-Message-State: AIVw113fVAcbwOGaQKUi1zoctYF2ARzgwGOcn7L8rCPfuDbN1RPaJSex eJ/otLfX6pXHf+t0Ne8= X-Received: by 10.28.158.70 with SMTP id h67mr1851200wme.83.1500751199672; Sat, 22 Jul 2017 12:19:59 -0700 (PDT) Received: from blackbox.darklights.net (p5B056101.dip0.t-ipconnect.de. [91.5.97.1]) by smtp.googlemail.com with ESMTPSA id l143sm2043472wmg.46.2017.07.22.12.19.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 22 Jul 2017 12:19:59 -0700 (PDT) From: Martin Blumenstingl To: linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, khilman@baylibre.com, carlo@caione.org, linux@armlinux.org.uk Subject: [PATCH v4 1/7] dt-bindings: Amlogic: Add Meson8 and Meson8b SMP related documentation Date: Sat, 22 Jul 2017 21:19:40 +0200 Message-Id: <20170722191946.22938-2-martin.blumenstingl@googlemail.com> X-Mailer: git-send-email 2.13.3 In-Reply-To: <20170722191946.22938-1-martin.blumenstingl@googlemail.com> References: <20170722191946.22938-1-martin.blumenstingl@googlemail.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20170722_122022_755252_09F2B994 X-CRM114-Status: GOOD ( 13.81 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, arnd@arndb.de, Martin Blumenstingl , robh+dt@kernel.org, Carlo Caione MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Carlo Caione With this patch we add documentation for: * power-management-unit: the PMU is used to bring up the cores during SMP operations * sram: among other things the sram is used to store the first code executed by the core when it is powered up * cpu-enable-method: the CPU enable method used by Amlogic Meson8 and Meson8b SoCs Signed-off-by: Carlo Caione [also add Meson8 to the documentation] Signed-off-by: Martin Blumenstingl Acked-by: Rob Herring Reviewed-by: Neil Armstrong --- .../devicetree/bindings/arm/amlogic/pmu.txt | 18 ++++++++++++ .../devicetree/bindings/arm/amlogic/smp-sram.txt | 32 ++++++++++++++++++++++ Documentation/devicetree/bindings/arm/cpus.txt | 2 ++ 3 files changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/amlogic/pmu.txt create mode 100644 Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt diff --git a/Documentation/devicetree/bindings/arm/amlogic/pmu.txt b/Documentation/devicetree/bindings/arm/amlogic/pmu.txt new file mode 100644 index 000000000000..72f8d08198b6 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/amlogic/pmu.txt @@ -0,0 +1,18 @@ +Amlogic Meson8 and Meson8b power-management-unit: +------------------------------------------------- + +The pmu is used to turn off and on different power domains of the SoCs +This includes the power to the CPU cores. + +Required node properties: +- compatible value : depending on the SoC this should be one of: + "amlogic,meson8-pmu" + "amlogic,meson8b-pmu" +- reg : physical base address and the size of the registers window + +Example: + + pmu@c81000e4 { + compatible = "amlogic,meson8b-pmu", "syscon"; + reg = <0xc81000e0 0x18>; + }; diff --git a/Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt b/Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt new file mode 100644 index 000000000000..3473ddaadfac --- /dev/null +++ b/Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt @@ -0,0 +1,32 @@ +Amlogic Meson8 and Meson8b SRAM for smp bringup: +------------------------------------------------ + +Amlogic's SMP-capable SoCs use part of the sram for the bringup of the cores. +Once the core gets powered up it executes the code that is residing at a +specific location. + +Therefore a reserved section sub-node has to be added to the mmio-sram +declaration. + +Required sub-node properties: +- compatible : depending on the SoC this should be one of: + "amlogic,meson8-smp-sram" + "amlogic,meson8b-smp-sram" + +The rest of the properties should follow the generic mmio-sram discription +found in ../../misc/sram.txt + +Example: + + sram: sram@d9000000 { + compatible = "mmio-sram"; + reg = <0xd9000000 0x20000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0xd9000000 0x20000>; + + smp-sram@1ff80 { + compatible = "amlogic,meson8b-smp-sram"; + reg = <0x1ff80 0x8>; + }; + }; diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index a44253cad269..1ef3e53b9be7 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -197,6 +197,8 @@ described below. "actions,s500-smp" "allwinner,sun6i-a31" "allwinner,sun8i-a23" + "amlogic,meson8-smp" + "amlogic,meson8b-smp" "arm,realview-smp" "brcm,bcm11351-cpu-method" "brcm,bcm23550"