From patchwork Sat Jul 22 19:19:46 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Martin Blumenstingl X-Patchwork-Id: 9858161 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id CC13960393 for ; Sat, 22 Jul 2017 19:21:32 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id B989F2850D for ; Sat, 22 Jul 2017 19:21:32 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id AE1702853D; Sat, 22 Jul 2017 19:21:32 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00, DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED, DKIM_VALID, FREEMAIL_FROM, RCVD_IN_DNSWL_NONE autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [65.50.211.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 9147C28546 for ; Sat, 22 Jul 2017 19:21:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=7c2SB4/08K8jI6NxhqyEc/tsxzvMhijYc77klw6GASY=; b=QCLpLGcwFjFKrCg3Ly8rhXikLE gUCYdjK9TY+wItIMqwqIarXp8dQrZw1+SSyYtRCJCp1M552dmdu+zMYihKKhYawXOkuxXtonMTCiR JWblUhCNVgM3HOmKh5vjdO/Ftfz/2xsdwbrVogTR4wj3Gx1PW39g855CF5Dhxf6KVq6TUh1mcGg19 gUK0MrDmZj7cc3fWL4mRo56aMhShMhdfXJOOjgjqYZ2zY5WISZ8TaO4LoceNTvYylT+Kt7nzCAUAz fmJzwLRsaVHzOg1OOdIjCPJM5G5rB+H/v5TkE9ZuTZkQIA/Y7ZyMHioRJdnWRP8FXNka3am/IlD7f nIyIuU5A==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux)) id 1dYzxY-0000YE-7X; Sat, 22 Jul 2017 19:21:04 +0000 Received: from mail-wr0-x241.google.com ([2a00:1450:400c:c0c::241]) by bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux)) id 1dYzww-0008LL-D6; Sat, 22 Jul 2017 19:20:32 +0000 Received: by mail-wr0-x241.google.com with SMTP id 12so6450461wrb.4; Sat, 22 Jul 2017 12:20:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=k2m+LKlDVWLMdWqaKkkmvVMjENIwEB/LL6mBwv1F49E=; b=KKUiPIZawI8DWpZeHT0k1sfuYewXnMt3gWsbGryjP366Kt1QTLNN0jZN4HjnRsILcc Hui3o+SC80knbLYZkOt15v5XgPTec7ImiS9qMr85KtAB0IVyOC76fZ7fkEGZUDmj0Nyy DrqrPns6eWzUX0d8SP8XPGwzp6x4+lIOxvnylj9HKqWMF2nkVS0rf//s2Xp3vfl7tbfE s6DNpPKmhC4UDUUxgAgsbpVu4fAFrG+9eqL05FWPoxCvaqjo4kFvM9DaGPRa0yLGeREL h+nVa2QlEYr7i4Mlv1loxJrAzL6zxuXD5PS7pIkBuAw13w6mMjWfxMo2aeOnkmz88i8R 8OGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=k2m+LKlDVWLMdWqaKkkmvVMjENIwEB/LL6mBwv1F49E=; b=FkkR8a1wM6T76QfTr9zTr0FF0K8SaOoZLs7wW4HmIuX9DsSIUscJ6aYu+SHEBB7TNh rs8j3lM6JC0Oe/4hiIujs1KLihC1enR9MdiL+K2wyT/Ap1CF6yFNhBGJQ5kllmMX+ZwN ntO8qLc8/EeUjOitPTj4fX0xOdAr+oFffXxqQW+vD5aiBdAcfKkkPRCDbRDdqKI04cPF xYosAPo7rGBy9VA3KzYEWeUs9BbKQGYyUHN9p6ibuPInu1DAa7L53tHwQ1kAh1/NeHtG gdxRTEvXi7bSSdPfGwBPQuHH3NPT8kYoqeNOZIUiKdqxtIQb+JWgvstOKKQcJfTMezls DiFQ== X-Gm-Message-State: AIVw110a7OIrKrlvhkJLihD+4CnUmFw8X/zMsHKcDjEaOMNhFzViLTXF O0tN9rgAOa+Q46pl4IQ= X-Received: by 10.223.145.99 with SMTP id j90mr9892775wrj.245.1500751206737; Sat, 22 Jul 2017 12:20:06 -0700 (PDT) Received: from blackbox.darklights.net (p5B056101.dip0.t-ipconnect.de. [91.5.97.1]) by smtp.googlemail.com with ESMTPSA id l143sm2043472wmg.46.2017.07.22.12.20.05 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 22 Jul 2017 12:20:06 -0700 (PDT) From: Martin Blumenstingl To: linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, khilman@baylibre.com, carlo@caione.org, linux@armlinux.org.uk Subject: [PATCH v4 7/7] ARM: dts: meson8b: add support for booting the secondary CPU cores Date: Sat, 22 Jul 2017 21:19:46 +0200 Message-Id: <20170722191946.22938-8-martin.blumenstingl@googlemail.com> X-Mailer: git-send-email 2.13.3 In-Reply-To: <20170722191946.22938-1-martin.blumenstingl@googlemail.com> References: <20170722191946.22938-1-martin.blumenstingl@googlemail.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20170722_122026_906825_E22F53D0 X-CRM114-Status: UNSURE ( 8.73 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, robh+dt@kernel.org, Martin Blumenstingl , arnd@arndb.de MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Carlo Caione Booting the secondary CPU cores involves the following nodes/devices: - SCU (Snoop-Control-Unit, for which we already have a DT node) - a reset line for each CPU core, provided by the reset-controller which is built into the clock-controller - the PMU (power management unit) which controls the power of the CPU cores - a range in the SRAM specifically reserved for booting secondary CPU cores - the "enable-method" which activates booting the secondary CPU cores This adds all required nodes and properties to boot the secondary CPU cores. Signed-off-by: Carlo Caione Signed-off-by: Martin Blumenstingl Reviewed-by: Neil Armstrong --- arch/arm/boot/dts/meson8b.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/meson8b.dtsi b/arch/arm/boot/dts/meson8b.dtsi index bc278da7df0d..c9e74d2fcbdf 100644 --- a/arch/arm/boot/dts/meson8b.dtsi +++ b/arch/arm/boot/dts/meson8b.dtsi @@ -59,6 +59,8 @@ compatible = "arm,cortex-a5"; next-level-cache = <&L2>; reg = <0x200>; + enable-method = "amlogic,meson8b-smp"; + resets = <&clkc RESETID_CPU0_SOFT_RESET>; }; cpu@201 { @@ -66,6 +68,8 @@ compatible = "arm,cortex-a5"; next-level-cache = <&L2>; reg = <0x201>; + enable-method = "amlogic,meson8b-smp"; + resets = <&clkc RESETID_CPU1_SOFT_RESET>; }; cpu@202 { @@ -73,6 +77,8 @@ compatible = "arm,cortex-a5"; next-level-cache = <&L2>; reg = <0x202>; + enable-method = "amlogic,meson8b-smp"; + resets = <&clkc RESETID_CPU2_SOFT_RESET>; }; cpu@203 { @@ -80,6 +86,8 @@ compatible = "arm,cortex-a5"; next-level-cache = <&L2>; reg = <0x203>; + enable-method = "amlogic,meson8b-smp"; + resets = <&clkc RESETID_CPU3_SOFT_RESET>; }; }; @@ -90,6 +98,11 @@ }; /* end of / */ &aobus { + pmu: pmu@e0 { + compatible = "amlogic,meson8b-pmu", "syscon"; + reg = <0xe0 0x18>; + }; + pinctrl_aobus: pinctrl@84 { compatible = "amlogic,meson8b-aobus-pinctrl"; reg = <0x84 0xc>; @@ -157,6 +170,13 @@ }; }; +&ahb_sram { + smp-sram@1ff80 { + compatible = "amlogic,meson8b-smp-sram"; + reg = <0x1ff80 0x8>; + }; +}; + ðmac { clocks = <&clkc CLKID_ETH>; clock-names = "stmmaceth";