diff mbox

[v3,2/5] dt-bindings: scsi: ufs: add document for hisi-ufs

Message ID 20170829084116.106695-3-liwei213@huawei.com (mailing list archive)
State New, archived
Headers show

Commit Message

Wei Li Aug. 29, 2017, 8:41 a.m. UTC
add ufs node document for Hisilicon

Signed-off-by: Li Wei <liwei213@huawei.com>
---
 Documentation/devicetree/bindings/ufs/ufs-hisi.txt | 35 ++++++++++++++++++++++
 1 file changed, 35 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/ufs/ufs-hisi.txt

Comments

Rob Herring (Arm) Sept. 1, 2017, 3:53 p.m. UTC | #1
On Tue, Aug 29, 2017 at 04:41:13PM +0800, Li Wei wrote:
> add ufs node document for Hisilicon
> 
> Signed-off-by: Li Wei <liwei213@huawei.com>
> ---
>  Documentation/devicetree/bindings/ufs/ufs-hisi.txt | 35 ++++++++++++++++++++++
>  1 file changed, 35 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/ufs/ufs-hisi.txt
> 
> diff --git a/Documentation/devicetree/bindings/ufs/ufs-hisi.txt b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt
> new file mode 100644
> index 000000000000..cfc84c821d50
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt
> @@ -0,0 +1,35 @@
> +* Hisilicon Universal Flash Storage (UFS) Host Controller
> +
> +UFS nodes are defined to describe on-chip UFS hardware macro.
> +Each UFS Host Controller should have its own node.
> +
> +Required properties:
> +- compatible        : compatible list, contains one of the following -
> +			"hisilicon,hi3660-ufs" for hisi ufs host controller
> +			 present on Hi3660 chipset.
> +- reg               : should contain UFS register address space & UFS SYS CTRL register address,
> +- interrupt-parent  : interrupt device
> +- interrupts        : interrupt number
> +- clocks	        : List of phandle and clock specifier pairs
> +- clock-names       : List of clock input name strings sorted in the same
> +		      order as the clocks property. "clk_ref", "clk_phy" is optional
> +
> +Optional properties for board device:
> +- reset-gpio			: specifies to reset devices

reset-gpios

Really, this is should be in a sub node representing the device. It's 
fine if this is it, but if we start adding power supplies and other 
properties it should be a separate node.

> +
> +Example:
> +
> +	ufs: ufs@ff3b0000 {
> +		compatible = "jedec,ufs-1.1", "hisilicon,hi3660-ufs";

Need to reverse the order here. Most specific first.

> +		/* 0: HCI standard */
> +		/* 1: UFS SYS CTRL */
> +		reg = <0x0 0xff3b0000 0x0 0x1000>,
> +			<0x0 0xff3b1000 0x0 0x1000>;
> +		interrupt-parent = <&gic>;
> +		interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;
> +		clocks = <&crg_ctrl HI3660_CLK_GATE_UFSIO_REF>,
> +			<&crg_ctrl HI3660_CLK_GATE_UFSPHY_CFG>;
> +		clock-names = "clk_ref", "clk_phy";
> +		freq-table-hz = <0 0>, <0 0>;
> +		reset-gpio = <&gpio18 1 0>;
> +	}
> -- 
> 2.11.0
>
Wei Li Sept. 2, 2017, 3:35 a.m. UTC | #2
Hi, Rob

Thanks for your advises, I will fix them in the next patch.

Thank you.

-----邮件原件-----
发件人: Rob Herring [mailto:robh@kernel.org] 
发送时间: 2017年9月1日 23:53
收件人: liwei (CM)
抄送: mark.rutland@arm.com; xuwei (O); catalin.marinas@arm.com; will.deacon@arm.com; vinholikatti@gmail.com; jejb@linux.vnet.ibm.com; martin.petersen@oracle.com; khilman@baylibre.com; arnd@arndb.de; gregory.clement@free-electrons.com; thomas.petazzoni@free-electrons.com; yamada.masahiro@socionext.com; riku.voipio@linaro.org; treding@nvidia.com; krzk@kernel.org; eric@anholt.net; devicetree@vger.kernel.org; linux-kernel@vger.kernel.org; linux-arm-kernel@lists.infradead.org; linux-scsi@vger.kernel.org; guodong.xu@linaro.org; Fengbaopeng (kevin, Kirin Solution Dept)
主题: Re: [PATCH v3 2/5] dt-bindings: scsi: ufs: add document for hisi-ufs

On Tue, Aug 29, 2017 at 04:41:13PM +0800, Li Wei wrote:
> add ufs node document for Hisilicon

> 

> Signed-off-by: Li Wei <liwei213@huawei.com>

> ---

>  Documentation/devicetree/bindings/ufs/ufs-hisi.txt | 35 

> ++++++++++++++++++++++

>  1 file changed, 35 insertions(+)

>  create mode 100644 Documentation/devicetree/bindings/ufs/ufs-hisi.txt

> 

> diff --git a/Documentation/devicetree/bindings/ufs/ufs-hisi.txt 

> b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt

> new file mode 100644

> index 000000000000..cfc84c821d50

> --- /dev/null

> +++ b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt

> @@ -0,0 +1,35 @@

> +* Hisilicon Universal Flash Storage (UFS) Host Controller

> +

> +UFS nodes are defined to describe on-chip UFS hardware macro.

> +Each UFS Host Controller should have its own node.

> +

> +Required properties:

> +- compatible        : compatible list, contains one of the following -

> +			"hisilicon,hi3660-ufs" for hisi ufs host controller

> +			 present on Hi3660 chipset.

> +- reg               : should contain UFS register address space & UFS SYS CTRL register address,

> +- interrupt-parent  : interrupt device

> +- interrupts        : interrupt number

> +- clocks	        : List of phandle and clock specifier pairs

> +- clock-names       : List of clock input name strings sorted in the same

> +		      order as the clocks property. "clk_ref", "clk_phy" is 

> +optional

> +

> +Optional properties for board device:

> +- reset-gpio			: specifies to reset devices


reset-gpios

Really, this is should be in a sub node representing the device. It's fine if this is it, but if we start adding power supplies and other properties it should be a separate node.

> +

> +Example:

> +

> +	ufs: ufs@ff3b0000 {

> +		compatible = "jedec,ufs-1.1", "hisilicon,hi3660-ufs";


Need to reverse the order here. Most specific first.

> +		/* 0: HCI standard */

> +		/* 1: UFS SYS CTRL */

> +		reg = <0x0 0xff3b0000 0x0 0x1000>,

> +			<0x0 0xff3b1000 0x0 0x1000>;

> +		interrupt-parent = <&gic>;

> +		interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;

> +		clocks = <&crg_ctrl HI3660_CLK_GATE_UFSIO_REF>,

> +			<&crg_ctrl HI3660_CLK_GATE_UFSPHY_CFG>;

> +		clock-names = "clk_ref", "clk_phy";

> +		freq-table-hz = <0 0>, <0 0>;

> +		reset-gpio = <&gpio18 1 0>;

> +	}

> --

> 2.11.0

>
diff mbox

Patch

diff --git a/Documentation/devicetree/bindings/ufs/ufs-hisi.txt b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt
new file mode 100644
index 000000000000..cfc84c821d50
--- /dev/null
+++ b/Documentation/devicetree/bindings/ufs/ufs-hisi.txt
@@ -0,0 +1,35 @@ 
+* Hisilicon Universal Flash Storage (UFS) Host Controller
+
+UFS nodes are defined to describe on-chip UFS hardware macro.
+Each UFS Host Controller should have its own node.
+
+Required properties:
+- compatible        : compatible list, contains one of the following -
+			"hisilicon,hi3660-ufs" for hisi ufs host controller
+			 present on Hi3660 chipset.
+- reg               : should contain UFS register address space & UFS SYS CTRL register address,
+- interrupt-parent  : interrupt device
+- interrupts        : interrupt number
+- clocks	        : List of phandle and clock specifier pairs
+- clock-names       : List of clock input name strings sorted in the same
+		      order as the clocks property. "clk_ref", "clk_phy" is optional
+
+Optional properties for board device:
+- reset-gpio			: specifies to reset devices
+
+Example:
+
+	ufs: ufs@ff3b0000 {
+		compatible = "jedec,ufs-1.1", "hisilicon,hi3660-ufs";
+		/* 0: HCI standard */
+		/* 1: UFS SYS CTRL */
+		reg = <0x0 0xff3b0000 0x0 0x1000>,
+			<0x0 0xff3b1000 0x0 0x1000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&crg_ctrl HI3660_CLK_GATE_UFSIO_REF>,
+			<&crg_ctrl HI3660_CLK_GATE_UFSPHY_CFG>;
+		clock-names = "clk_ref", "clk_phy";
+		freq-table-hz = <0 0>, <0 0>;
+		reset-gpio = <&gpio18 1 0>;
+	}