From patchwork Fri Mar 9 09:07:03 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Shi X-Patchwork-Id: 10270149 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id C706060236 for ; Fri, 9 Mar 2018 09:16:36 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C4D5A29DA0 for ; Fri, 9 Mar 2018 09:16:36 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id B8A3A29DA2; Fri, 9 Mar 2018 09:16:36 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.9 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 1BF9929DA0 for ; Fri, 9 Mar 2018 09:16:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References: In-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=rYz4ocx5ey3Y4oMNp6IKhB1huP1BO2riL8pM/jajHvs=; b=lMfauD4r2zE44Mxxn/k09d1CA7 Hyx8AVmdKuAbZFdl+5M+hfHEw0U4sLFvhajn4NVqZRI9iM7QPPgr69f1o85rNHNA5Ye1u8dHJJg/T AtC0IjVYV32I5FW/sMIhbSX4ZykWnXXirTpDs4UnmYU9j5EShY1KxJhgZyZGynKduSKJLkR9H+DbG p//ktBLIpBnFh+Unkl8AuG95Qbx8eC2jOUNahmuVdu1qENCn/Ukn1kmQpiZmjwlZqjCsRnOYPppoP dLuc/45h/MnrbMxFu/KIGRU9YR0wbyhhmqOMIX1EH2NEDOScBNBtsm1I3uAYq3K676QMAy4ekUABR pOrAUetQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.89 #1 (Red Hat Linux)) id 1euE8Z-00027A-U4; Fri, 09 Mar 2018 09:16:27 +0000 Received: from mail-pf0-x242.google.com ([2607:f8b0:400e:c00::242]) by bombadil.infradead.org with esmtps (Exim 4.89 #1 (Red Hat Linux)) id 1euE2o-0004xd-NP for linux-arm-kernel@lists.infradead.org; Fri, 09 Mar 2018 09:11:45 +0000 Received: by mail-pf0-x242.google.com with SMTP id z10so1043220pfh.13 for ; Fri, 09 Mar 2018 01:10:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=YebUU7ybcKVw39qYpWSOr/hUa5h9xtgkhfMxw2j8XPI=; b=VGX7JXL25LnbwNmk4X8XR2AptPE/6hn5BGXOjprYd2eTWLrM5m8ECltdt6nfXWh+Tx xpTaVFZgAoxrfx0xU0+XENhbZdAZjxjyUl+3YR2hmnmygQ2kryJ1sQcaNZoKX3SXDlef DZChgy5f8bfD1w3NVqOfm96n4iKv4OOt+Bc4k= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=YebUU7ybcKVw39qYpWSOr/hUa5h9xtgkhfMxw2j8XPI=; b=BMxUD3R1lZ+jO2GcIce3cTDVzhJYb3RgRxcQ4QfrbBdZ1lwIDaUzq8+gog/7IOYapL +vDxbciySnPZLIW4hE0x8vsd0pj3o7SY6MeRpxhLNLeC0Tv70oISUANowEaG7U17AWzi P+6Prys6oAeHcUpSIoYkHGafWAuoNiqD0tztZa15ILT0TN5hgi3BnGCeTUd2mnfzJLOY AVDMla9ZK4Gdo4xBZ5eZmMbpYYsKAkx0V77usqWyeRndqUjOw0NjarSng6qeZARFbJno CIYT8x+KlrV5duRyF7ib+0VmZJoeyABknnAUSdd+2wlAJICLSwEyOfJdvNa6MIBQe725 QcNQ== X-Gm-Message-State: APf1xPAdTQvGUwxs5s95FRf951+vnA4kpEisvF7lbEvYgr49SivJjH2j 2ee8oXRGlnDjtA1tKsBWHIWUrQ== X-Google-Smtp-Source: AG47ELuFTx8pTcOlhGFPATgrQQuO6takMm5DU4Ty0yXamDFWwWZ4B/FPTOmmYgSYShx+O5BvTvHPAQ== X-Received: by 10.101.87.132 with SMTP id b4mr23227393pgr.282.1520586620151; Fri, 09 Mar 2018 01:10:20 -0800 (PST) Received: from localhost.localdomain (176.122.172.82.16clouds.com. [176.122.172.82]) by smtp.gmail.com with ESMTPSA id c7sm1961752pfg.36.2018.03.09.01.10.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 09 Mar 2018 01:10:19 -0800 (PST) From: Alex Shi To: Marc Zyngier , Will Deacon , Ard Biesheuvel , Catalin Marinas , broonie@linaro.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 20/39] arm64: cputype: Add missing MIDR values for Cortex-A72 and Cortex-A75 Date: Fri, 9 Mar 2018 17:07:03 +0800 Message-Id: <20180309090722.26279-21-alex.shi@linaro.org> X-Mailer: git-send-email 2.16.2.440.gc6284da In-Reply-To: <20180309090722.26279-1-alex.shi@linaro.org> References: <20180309090722.26279-1-alex.shi@linaro.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20180309_011031_141524_99C4C2F1 X-CRM114-Status: GOOD ( 10.46 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Alex Shi MIME-Version: 1.0 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP From: Will Deacon commit a65d219fe5dc upstream. Hook up MIDR values for the Cortex-A72 and Cortex-A75 CPUs, since they will soon need MIDR matches for hardening the branch predictor. Signed-off-by: Will Deacon Signed-off-by: Catalin Marinas Signed-off-by: Alex Shi --- arch/arm64/include/asm/cputype.h | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index 7540284a17fe..12c94401ed32 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -80,7 +80,10 @@ #define ARM_CPU_PART_AEM_V8 0xD0F #define ARM_CPU_PART_FOUNDATION 0xD00 #define ARM_CPU_PART_CORTEX_A57 0xD07 +#define ARM_CPU_PART_CORTEX_A72 0xD08 #define ARM_CPU_PART_CORTEX_A53 0xD03 +#define ARM_CPU_PART_CORTEX_A73 0xD09 +#define ARM_CPU_PART_CORTEX_A75 0xD0A #define APM_CPU_PART_POTENZA 0x000 @@ -88,6 +91,9 @@ #define MIDR_CORTEX_A53 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A53) #define MIDR_CORTEX_A57 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A57) +#define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72) +#define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A73) +#define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A75) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #ifndef __ASSEMBLY__