From patchwork Mon Apr 1 08:09:49 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 10879307 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 5FD051708 for ; Mon, 1 Apr 2019 08:10:02 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 485D728569 for ; Mon, 1 Apr 2019 08:10:02 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 3C396285EA; Mon, 1 Apr 2019 08:10:02 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED autolearn=ham version=3.3.1 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id C3791285CB for ; Mon, 1 Apr 2019 08:10:01 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:To :From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=SJF7LRrVMhgBkd2oBA9+CMIPd+7fecCPo3QV453eQLo=; b=TSIdHQeM6QXyPm gkl/oaqZC/9lGWIrv2OqmjG1WpotckjElyEzpa35rAGJgdLamkcQD7RXKJtuBd/J9Huev8TshEJkU s3hU98CwBE8k+vDHs+Mu9M1rGR0imad0ZDErhwnRjqEdnxJc8Stp4q5JFmK6RQtrhG1tDFPbasqj3 swkeV2WUny9GK/6Jh/vR374qmW1zLIdnSViIkrQLd49HUc4Mc55JP0IFQx9p+le0ujaBvGyzeUWa2 K1kwoxnmzX5ev+aupYDSfcYbQU1lMXkogTF6JSvcOLxylGcjLVSL8TNYr9/a8ejH6qBY92Xh2eBbW ojYGG+qTk+LNB7zXlVDg==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1hAs12-0000IW-P1; Mon, 01 Apr 2019 08:10:00 +0000 Received: from mail-wr1-x444.google.com ([2a00:1450:4864:20::444]) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1hAs0y-0000Hs-EN for linux-arm-kernel@lists.infradead.org; Mon, 01 Apr 2019 08:09:58 +0000 Received: by mail-wr1-x444.google.com with SMTP id j9so10680514wrn.6 for ; Mon, 01 Apr 2019 01:09:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=7SXBcrbS9KCRcmuyNW9EJ6Y/KM3pAhmpFZqWRrW2iFw=; b=VHaXfJdgPTsOnM1UbH5jS4lTRwYYbolGe35KFdhENyQEndBiUexYY/kWQdjMLU2cb2 IL9bGCajRMztzwb1zWL+VlwFhpXiOc8is6PdScLU7r5noAJoFVa85OTvcAZ/8KXarb6g /Gxz6mJ3PTWEkgRDO8hgpn96IGhzcEzHmU2LSMPb0ZWN/dWGEhyskhaJPhxHbsabfaNV YzKxUQUbgQM56La83RkeX5hHz+ANS1C9irJAZZVtNmEZ61Jb4U9lRAMWPBlOaIPMgCpo /VDu68Z8n6Z5eNALeb2rjzcFl3aSN88X5cmXIs4QtvL8Qx7I3Nv2zpFmE5LhmI3mpzKB V+HQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=7SXBcrbS9KCRcmuyNW9EJ6Y/KM3pAhmpFZqWRrW2iFw=; b=m2cIWpwV1AsciKALeZqRfxwmRGfAgZb0eIQGzJT5VLRUZK/wMqHB/v2q6Ba9nkIpun ZIqJG2GiUbB0iCpDvVNrpVEga5LyU9KLRnVOMHCjFNwRcBxS9A1SqUyoeyWqP/SbSg6x sbFiyFyI1g7FmVy6Ix0jVhxFaDgaYEn9x60R5E/W6RIi8S4A7S0yJk99fRViBzw0mVam Ngux4X70UEytBtYBwREXzSPlikHltTF/TzzOZAzise5ong8jMtYXV1FmVmqlbBL5Tzd+ JRjbPc/lMyihEr5p5fRpt2d0ym6eIYhmEpfnUqnB+DCgO8RfEIsV8roaTQk60CawoQEu Dhyg== X-Gm-Message-State: APjAAAX5emN8zZoDpx9TT6OXI3bFk33NLt3K2a9j9JIiQJd8IK7XbYAW mdy7KXd2k2OiwsjtmDmMqqSeVw== X-Google-Smtp-Source: APXvYqwQyleX7O0FOgoViolZnE2qVnOQr5PewF+5/G9ufSEn70h6UdJ0gkdPEuCMBzfDanFKY/tjTQ== X-Received: by 2002:a05:6000:1209:: with SMTP id e9mr20354796wrx.35.1554106194688; Mon, 01 Apr 2019 01:09:54 -0700 (PDT) Received: from localhost.localdomain (176-150-251-154.abo.bbox.fr. [176.150.251.154]) by smtp.gmail.com with ESMTPSA id p6sm2032350wrs.6.2019.04.01.01.09.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 01 Apr 2019 01:09:54 -0700 (PDT) From: Neil Armstrong To: daniel@ffwll.ch, robh@kernel.org Subject: [PATCH v4] dt-bindings: gpu: add bindings for the ARM Mali Bifrost GPU Date: Mon, 1 Apr 2019 10:09:49 +0200 Message-Id: <20190401080949.14550-1-narmstrong@baylibre.com> X-Mailer: git-send-email 2.21.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190401_010956_483350_DCEB8899 X-CRM114-Status: GOOD ( 14.73 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Neil Armstrong , linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org X-Virus-Scanned: ClamAV using ClamSMTP Add the bindings for the Bifrost family of ARM Mali GPUs. The Bifrost GPU architecture is similar to the Midgard family, but with a different Shader Core & Execution Engine structures. Bindings are based on the Midgard family bindings, but the inner architectural changes makes it a separate family needing separate bindings. The Bifrost GPUs are present in a number of recent SoCs, like the Amlogic G12A Family, and many other vendors. The Amlogic vendor specific compatible is added to handle the specific IP integration differences and dependencies. Signed-off-by: Neil Armstrong Reviewed-by: Rob Herring --- .../bindings/gpu/arm,mali-bifrost.txt | 92 +++++++++++++++++++ 1 file changed, 92 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpu/arm,mali-bifrost.txt Changes since v3: - Added note about discoverable model/revision - Enforced fixed defined irq order - Fixed typo in accommodate Changes since v2: - moved to a single compatible since HW is fully discoverable diff --git a/Documentation/devicetree/bindings/gpu/arm,mali-bifrost.txt b/Documentation/devicetree/bindings/gpu/arm,mali-bifrost.txt new file mode 100644 index 000000000000..711c9ead17a2 --- /dev/null +++ b/Documentation/devicetree/bindings/gpu/arm,mali-bifrost.txt @@ -0,0 +1,92 @@ +ARM Mali Bifrost GPU +==================== + +Required properties: + +- compatible : + * Since Mali Bifrost GPU model/revision if fully discoverable by reading + some determined registers, must contain the following: + + "arm,mali-bifrost" + * which must be preceded by one of the following vendor specifics: + + "amlogic,meson-g12a-mali" + +- reg : Physical base address of the device and length of the register area. + +- interrupts : Contains the three IRQ lines required by Mali Bifrost devices, + in the following defined order. + +- interrupt-names : Contains the names of IRQ resources in this exact defined + order: "job", "mmu", "gpu". + +Optional properties: + +- clocks : Phandle to clock for the Mali Bifrost device. + +- mali-supply : Phandle to regulator for the Mali device. Refer to + Documentation/devicetree/bindings/regulator/regulator.txt for details. + +- operating-points-v2 : Refer to Documentation/devicetree/bindings/opp/opp.txt + for details. + +- resets : Phandle of the GPU reset line. + +Vendor-specific bindings +------------------------ + +The Mali GPU is integrated very differently from one SoC to +another. In order to accommodate those differences, you have the option +to specify one more vendor-specific compatible, among: + +- "amlogic,meson-g12a-mali" + Required properties: + - resets : Should contain phandles of : + + GPU reset line + + GPU APB glue reset line + +Example for a Mali-G31: + +gpu@ffa30000 { + compatible = "amlogic,meson-g12a-mali", "arm,mali-bifrost"; + reg = <0xffe40000 0x10000>; + interrupts = , + , + ; + interrupt-names = "job", "mmu", "gpu"; + clocks = <&clk CLKID_MALI>; + mali-supply = <&vdd_gpu>; + operating-points-v2 = <&gpu_opp_table>; + resets = <&reset RESET_DVALIN_CAPB3>, <&reset RESET_DVALIN>; +}; + +gpu_opp_table: opp_table0 { + compatible = "operating-points-v2"; + + opp@533000000 { + opp-hz = /bits/ 64 <533000000>; + opp-microvolt = <1250000>; + }; + opp@450000000 { + opp-hz = /bits/ 64 <450000000>; + opp-microvolt = <1150000>; + }; + opp@400000000 { + opp-hz = /bits/ 64 <400000000>; + opp-microvolt = <1125000>; + }; + opp@350000000 { + opp-hz = /bits/ 64 <350000000>; + opp-microvolt = <1075000>; + }; + opp@266000000 { + opp-hz = /bits/ 64 <266000000>; + opp-microvolt = <1025000>; + }; + opp@160000000 { + opp-hz = /bits/ 64 <160000000>; + opp-microvolt = <925000>; + }; + opp@100000000 { + opp-hz = /bits/ 64 <100000000>; + opp-microvolt = <912500>; + }; +};