From patchwork Fri Jul 17 20:52:32 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Rob Herring (Arm)" X-Patchwork-Id: 11671181 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 80E0260D for ; Fri, 17 Jul 2020 20:54:19 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5A64D2070E for ; Fri, 17 Jul 2020 20:54:19 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="aVWhtx9v" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5A64D2070E Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-Id:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=icpEDBBMCC0CJKIw18lNXuLjIk+nY3RYec1QHgIjbws=; b=aVWhtx9vcDGuu0Gs4eyvy6gnx MPBjtwl5NbzLIQgxW1T6/Ktoc1BCr5GDY02yDp/a5qcnSq0Clx0Iertka2EKemai2PZ1JcMKY2a8x 1acFj17T6LOoXX9nUSb6YVxHAt82G+YYZO5eA7pLl2CMOJjS1ZWWC7BClMWKExnB0FJXoCnOftpce v+63+Z6QU5PmmUNhlN4EmSC2m1jT8LA/Z5WRnNF3Vx+RPggor+ZOrKhPwHZ6LxUmgRg5YATF5VKft EPBE47Is2hJtULDtMt2toUdCQq3Yz55/s2LtO+yFOvjylpl8UFAgZo8Z/kAaVXLN1k1IjAeSDypWe IQTvL5Q2w==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jwXLZ-0002f3-2a; Fri, 17 Jul 2020 20:52:45 +0000 Received: from mail-il1-f194.google.com ([209.85.166.194]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jwXLS-0002dM-Hl for linux-arm-kernel@lists.infradead.org; Fri, 17 Jul 2020 20:52:40 +0000 Received: by mail-il1-f194.google.com with SMTP id p15so8410753ilh.13 for ; Fri, 17 Jul 2020 13:52:38 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=8xBC3nAXSULrgwmXIdCxH6li3ZbD31n6G3URGbOpyNA=; b=sN7kg1Wf6vlH1UCGcEU9mfEpXtzlbDn0wEtYQxTtB2mAB9LwnxZgPU7KN2D9Cb3Aco ekpMwoOyLDMu9tlO8z74rJ8mNm520xeXa85E2sJtbnBYrnKu6TpgiyVAlSlviXArE1qg JMown0cDQjhFVU75jnAo2HQA9C2I2dcMh+ms8T1xxG/tFf0y6XyeOX8/TApZsZNxxgkp 27Prc7bmXIG8u10kVw6i1StlNqub83wmq/lclQghGeaiQVItA8FXeHL1I8Ckob8kQ3QD KmM1O0Cq2O0ZyRhhVczwkI5gITuyvf/QEzq3CxC22R4uNwVJOdT0sPYj434WEmKPIROx KaUg== X-Gm-Message-State: AOAM533pn7DvpX5HJk+w/hf5Wp9u5LF7J41Tc1oHgR8gPIINzELetoMn 43JuTWB4gTMVc5Oaa7HG8w== X-Google-Smtp-Source: ABdhPJy8mgc4UM9YOfWN2tVTpEn8zFJxxWpEna2HHMu6Jr2fMtP0xf94c7w434YTdNuK6Qh4nl9epw== X-Received: by 2002:a92:1b8c:: with SMTP id f12mr11194653ill.93.1595019157750; Fri, 17 Jul 2020 13:52:37 -0700 (PDT) Received: from xps15.herring.priv ([64.188.179.252]) by smtp.googlemail.com with ESMTPSA id 136sm4737492iou.50.2020.07.17.13.52.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2020 13:52:37 -0700 (PDT) From: Rob Herring To: Catalin Marinas , Will Deacon , Marc Zyngier Subject: [PATCH v3 2/3] arm64: Add part number for Arm Cortex-A77 Date: Fri, 17 Jul 2020 14:52:32 -0600 Message-Id: <20200717205233.903344-3-robh@kernel.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200717205233.903344-1-robh@kernel.org> References: <20200717205233.903344-1-robh@kernel.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200717_165238_656192_19963AA3 X-CRM114-Status: GOOD ( 10.86 ) X-Spam-Score: 1.0 (+) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (1.0 points) pts rule name description ---- ---------------------- -------------------------------------------------- 0.0 FREEMAIL_FROM Sender email is commonly abused enduser mail provider [robherring2[at]gmail.com] 0.2 FREEMAIL_ENVFROM_END_DIGIT Envelope-from freemail username ends in digit [robherring2[at]gmail.com] -0.0 SPF_PASS SPF: sender matches SPF record 0.0 HEADER_FROM_DIFFERENT_DOMAINS From and EnvelopeFrom 2nd level mail domains are different 0.0 SPF_HELO_NONE SPF: HELO does not publish an SPF Record -0.0 RCVD_IN_MSPIKE_H2 RBL: Average reputation (+2) [209.85.166.194 listed in wl.mailspike.net] -0.0 RCVD_IN_DNSWL_NONE RBL: Sender listed at https://www.dnswl.org/, no trust [209.85.166.194 listed in list.dnswl.org] 0.8 UPPERCASE_50_75 message body is 50-75% uppercase 0.0 FREEMAIL_FORGED_FROMDOMAIN 2nd level domains in From and EnvelopeFrom freemail headers are different X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: kvmarm@lists.cs.columbia.edu, James Morse , Julien Thierry , linux-arm-kernel@lists.infradead.org, Suzuki K Poulose Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org Add the MIDR part number info for the Arm Cortex-A77. Cc: Catalin Marinas Cc: Will Deacon Signed-off-by: Rob Herring --- arch/arm64/include/asm/cputype.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/include/asm/cputype.h b/arch/arm64/include/asm/cputype.h index a87a93f67671..7a2d3c336579 100644 --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -71,6 +71,7 @@ #define ARM_CPU_PART_CORTEX_A55 0xD05 #define ARM_CPU_PART_CORTEX_A76 0xD0B #define ARM_CPU_PART_NEOVERSE_N1 0xD0C +#define ARM_CPU_PART_CORTEX_A77 0xD0D #define APM_CPU_PART_POTENZA 0x000 @@ -104,6 +105,7 @@ #define MIDR_CORTEX_A55 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A55) #define MIDR_CORTEX_A76 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A76) #define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1) +#define MIDR_CORTEX_A77 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) #define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX)