From patchwork Tue Oct 6 20:03:14 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lars Povlsen X-Patchwork-Id: 11819157 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 87C281709 for ; Tue, 6 Oct 2020 20:05:12 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 52A7120760 for ; Tue, 6 Oct 2020 20:05:12 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="RgCzQFCW"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="g9LTaYVY" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 52A7120760 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=gc73afnn6h7Xlt6Qycvdw1LO8U3Qu+ugnJo/HGnr9f8=; b=RgCzQFCWE3y9J+QDATnxf+Gw/ zZ6lKs8bWBW7/mSxUxrQA98hGjGRryhgnKQebu+G1BRHHLnd8+1l11l/0lGwlyTl7UCk3cnjwOAJe ha5XWgz3vlMI6ymya6Aug0GVpkyjZ6cYL1GMqTAcplMctDNAXWjWRWMKvl7hF1PLXczvTH+Pk8HkE wF3xQbgLA8eJ3atKZJbkhXe2nR9NIvSSl85OJH/WKNdv6nikM9/dCwCED9B3DUaBdHg7U8SkKSDcU SJ3xttqJCumS///dhIfs1I09Y4tLimJPNOXrxbs274oI+w/334cN3bb33BsjbPUR3eh0UKEBYDqEm DfjVbpNPA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kPtBZ-0005bi-Gs; Tue, 06 Oct 2020 20:03:45 +0000 Received: from esa4.microchip.iphmx.com ([68.232.154.123]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kPtBW-0005aw-Ol for linux-arm-kernel@lists.infradead.org; Tue, 06 Oct 2020 20:03:43 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1602014622; x=1633550622; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=7BXCajxhGO2RKQWwE9sCw07Gt6S0v/iP/4MJXAOe4dU=; b=g9LTaYVY0IfbtoDb6hCWVxbsgmxygCgly82qHOc0trHCteSN97VWZiuV SExrNGpBiNzl/Rhz2b0stP+cm0DtA7PZC223aioTaaxCs655nAPKv4Ik6 X8mBrJBFTNJTQGRILM7B9a02t1lDKGT3759666vXZ/O13soOfkkw+9Bzo q5nAnm+/Dqk/zFsZrbMiT1EvveMj9mcN8uw04iGYHT6oSxzpO/n2dY+ZK xEhCDpzP55H3Nres5pCdBti/6uFpRJyoe8TVUvju9+7DKjTuSp1RWek24 nsEXq0td7G8Jx4bfcTTlfvdOj+ECkpopfNBrmXjLZ5UjrrIl92N84zqzO Q==; IronPort-SDR: ujWoXHm0CCpH1Y4y9K1fFUPpRyLpYwd0wcu+Oj4WAeIv+bPhv9+I9i29GsV3ZLIvcdPBMQFzna VcQRqnv/JNd2OlscZ0wjgH/s6AmlRd6p4NeEqu9jNHa5olnX8722kghD+IxurblyN2gZdYc81z 5HSCicqqPClS5+GOE+zMviNi0pgcXs2X80OqTOZwxIA73jN2ot0gEnbG00IP5nuB6c6FPRwpUA Z3e+v2GJHIr4SUWvRGwVtoVwcFLVp47dJLL37Q2QFXW4mbEkJbNHgkzfg9iBdUeWoJ5EO3gloo AF0= X-IronPort-AV: E=Sophos;i="5.77,343,1596524400"; d="scan'208";a="89329645" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 06 Oct 2020 13:03:40 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Tue, 6 Oct 2020 13:03:28 -0700 Received: from soft-dev10.microsemi.net (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Tue, 6 Oct 2020 13:03:38 -0700 From: Lars Povlsen To: Sebastian Reichel , Rob Herring Subject: [PATCH v2 1/3] dt-bindings: reset: ocelot: Add Sparx5 support Date: Tue, 6 Oct 2020 22:03:14 +0200 Message-ID: <20201006200316.2261245-2-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201006200316.2261245-1-lars.povlsen@microchip.com> References: <20201006200316.2261245-1-lars.povlsen@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201006_160342_943918_5515BF1D X-CRM114-Status: GOOD ( 12.30 ) X-Spam-Score: -2.5 (--) X-Spam-Report: SpamAssassin version 3.4.4 on merlin.infradead.org summary: Content analysis details: (-2.5 points) pts rule name description ---- ---------------------- -------------------------------------------------- -0.0 SPF_PASS SPF: sender matches SPF record -0.0 SPF_HELO_PASS SPF: HELO matches SPF record 0.0 RCVD_IN_MSPIKE_H3 RBL: Good reputation (+3) [68.232.154.123 listed in wl.mailspike.net] -2.3 RCVD_IN_DNSWL_MED RBL: Sender listed at https://www.dnswl.org/, medium trust [68.232.154.123 listed in list.dnswl.org] -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily valid -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's domain -0.1 DKIM_VALID_EF Message has a valid DKIM or DK signature from envelope-from domain 0.0 RCVD_IN_MSPIKE_WL Mailspike good senders X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Alexandre Belloni , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, Microchip Linux Driver Support , linux-arm-kernel@lists.infradead.org, Lars Povlsen Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org This adds the support for the Sparx5 SoC. Signed-off-by: Lars Povlsen Acked-by: Rob Herring --- .../devicetree/bindings/power/reset/ocelot-reset.txt | 7 +++++-- MAINTAINERS | 1 + 2 files changed, 6 insertions(+), 2 deletions(-) -- 2.25.1 diff --git a/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt index 1b4213eb3473..4d530d815484 100644 --- a/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt +++ b/Documentation/devicetree/bindings/power/reset/ocelot-reset.txt @@ -1,10 +1,13 @@ Microsemi Ocelot reset controller The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the -SoC MIPS core. +SoC core. + +The reset registers are both present in the MSCC vcoreiii MIPS and +microchip Sparx5 armv8 SoC's. Required Properties: - - compatible: "mscc,ocelot-chip-reset" + - compatible: "mscc,ocelot-chip-reset" or "microchip,sparx5-chip-reset" Example: reset@1070008 { diff --git a/MAINTAINERS b/MAINTAINERS index deaafb617361..cc70e3ab428b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -11516,6 +11516,7 @@ M: Microchip Linux Driver Support L: linux-mips@vger.kernel.org S: Supported F: Documentation/devicetree/bindings/mips/mscc.txt +F: Documentation/devicetree/bindings/power/reset/ocelot-reset.txt F: arch/mips/boot/dts/mscc/ F: arch/mips/configs/generic/board-ocelot.config F: arch/mips/generic/board-ocelot.c