From patchwork Wed Nov 25 12:20:14 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lars Povlsen X-Patchwork-Id: 11931289 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E1875C5519F for ; Wed, 25 Nov 2020 12:21:49 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 632F5206F9 for ; Wed, 25 Nov 2020 12:21:49 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="JDtHreXv"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="2oUbbVVg" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 632F5206F9 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To:From: Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender :Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Owner; bh=iKaZ4b8dT92l7SW3DeN9ztA2nFyLyRMhLazKADoc1o8=; b=JDtHreXvH7eOduLR9lKlC7mKuc G4+GUXVZan8ps5FBXliDNF6m4Tn2ddqCQYu4WPe4Kj1f0RhSkwOUGYxr/Q4xRY17v6CCogFZF/alL OVBkXAMVSETG0D2NXwTu6LIFA5Wu1qGEczpi8xKAcjH8G1NgHji5giOytQjN51600VK0s9K5EI4UB rRot22e2r8wSwJgtj3/qnqhR//HxiWf+HJd9skNK+VS607Q2b1+XTM1p1/rXZRXx1SdVDdB0DbF7M Lf4/GhLXPQHNIGhnY0TLpmWFQHJUHCAaDJM+PaBAs1nnXqKa89nORHHnMHfMJKmJ64jsj3GT4kdho wW3z7r8A==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1khtml-0007nl-AF; Wed, 25 Nov 2020 12:20:35 +0000 Received: from esa1.microchip.iphmx.com ([68.232.147.91]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1khtmh-0007mb-Bk for linux-arm-kernel@lists.infradead.org; Wed, 25 Nov 2020 12:20:33 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1606306831; x=1637842831; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=la+zR68Z2qgsSCWfX3ZjMl6N8D1EgMq70rPj15IUVuw=; b=2oUbbVVgb1X8puDwB2AdxDY9SmTT5ryeQWnnRZuiNRiW6f3JhLXhFtX4 KVdtTvG+t/HqVhiBjKiU2Kwr3lBdr7cIVFsTcT5Ngr7BZdkUF56X7kN8m YNlQTu/408oiINa5GLenUl7jaNZTWb7CfLGhfjcJonbC7afGV2pdmwKxc gEJuPdKA/2fn8XeMLn5zbAihb8gZ8C3Pac+L39ATgvOFNBGCInApQdBzW Bo3HKaYADNVWLlgMzZbyjk4lFwYceT5nfli5KCyITyGOuwXP9waDUpwjV WFgBjZqNyvXMjmnJE+PeoA8dc01x/R5JpO0s7T6SL/mW5nXAWT66oVkni g==; IronPort-SDR: rHQmA/K0p7euYiTN3POg2mbiZNs0X3mRppQFArVNJr1EXkFLqzNiNCZQJDczX3p8bRmV3P1Erp Hs9RCmYkIgJ0/D7Yqf1HjCUTxMGB3e4iMAILHLYiByZ67lmr5c2X5GV7BH08uaSkihwiLNGrPo oA+1NBSjEPecpRH1Rk5D/QS9bAI3UoJ9zx0XehzQypCN3AC7tD62SF3LjFa+jwH493pNSjDCI4 OVrIf78+0PzBipljDpa5ga54v8dFRg4WANyZ+R8oVf+NQvmOkxuQaZVIQLFUz9B2ynDl5p45M2 9k8= X-IronPort-AV: E=Sophos;i="5.78,368,1599548400"; d="scan'208";a="104998394" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 25 Nov 2020 05:20:29 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Wed, 25 Nov 2020 05:20:29 -0700 Received: from soft-dev10.microsemi.net (10.10.115.15) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Wed, 25 Nov 2020 05:20:27 -0700 From: Lars Povlsen To: Linus Walleij , Randy Dunlap Subject: [PATCH -next] pinctrl: pinctrl-microchip-sgpio: Add OF config dependency Date: Wed, 25 Nov 2020 13:20:14 +0100 Message-ID: <20201125122014.11237-1-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201125_072031_657004_D269F4EF X-CRM114-Status: GOOD ( 10.09 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Alexandre Belloni , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , linux-gpio@vger.kernel.org, Lars Povlsen , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The pinctrl-microchip-sgpio driver needs OF support, so add that to Kconfig. Reported-by: Randy Dunlap Signed-off-by: Lars Povlsen Acked-by: Randy Dunlap --- drivers/pinctrl/Kconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/pinctrl/Kconfig b/drivers/pinctrl/Kconfig index 9b8ed7516355..94e49da49f5c 100644 --- a/drivers/pinctrl/Kconfig +++ b/drivers/pinctrl/Kconfig @@ -376,11 +376,13 @@ config PINCTRL_OCELOT config PINCTRL_MICROCHIP_SGPIO bool "Pinctrl driver for Microsemi/Microchip Serial GPIO" + depends on OF depends on HAS_IOMEM select GPIOLIB select GENERIC_PINCONF select GENERIC_PINCTRL_GROUPS select GENERIC_PINMUX_FUNCTIONS + select OF_GPIO help Support for the serial GPIO interface used on Microsemi and Microchip SoC's. By using a serial interface, the SIO