From patchwork Thu Jan 14 09:24:58 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12018937 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E272BC433DB for ; Thu, 14 Jan 2021 09:27:11 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8AD2F23359 for ; Thu, 14 Jan 2021 09:27:11 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8AD2F23359 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=CSlbF/25+4/7wIxBIg4df8b1CBH07F0KIQEc3dMXh4M=; b=dQKSBt0kuqul+bm9HWbDXI/du L06EwDV2lfX94kwq07S3j3ZgibAWndeIKk1Z/giyMCXNj84TBLjeu8vCm2Wy3PCj4q1VyyW4ZrQSk 1M/r1Nwa7vmFEWhT3mE16ww+iQCiU3mtUiF7LLxnIhvj9yPzojhOEtjaJA8tfmDPpIpQwCrt6Z96m IZnKgDQGtf/mowZEt/S/lkISCiRrnymkBMniAfKZktWqU2QF9o4c7LM1vzep1FiKFNGfnXCaoKlxK wExC/9pj5wj16C6HXXssIuSJUbw/5qsYrDs2fCvEoXYqv1+HK37oaVrvbRp449yA7l8cElIme6bd0 by3nMikhQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzysi-0003wl-Gl; Thu, 14 Jan 2021 09:25:28 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kzysa-0003uu-DX for linux-arm-kernel@lists.infradead.org; Thu, 14 Jan 2021 09:25:22 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1610616321; x=1642152321; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=7dbWcybAcPSCs9JfAgrdc5kMVgaiF/4Xqgv+SIR8YsI=; b=jZbR5RQ2pt2eMZh4PFaProCks36prIjwZLJaUUuOOatTBuaA2aPEfZBi FG4neIYhyLGPq7dcH8A5MCY6+FDrRwp/5nNGgw2GoI1M1N9d7pn1NLpvO p397/HJnIsF/4bPL2oIa+W5CBxxta1XCTkfyJtKwhgZaGP7rSz3EKmUqB HByI8d+256sEMjENHUM9lq4iSFk+ELZRviUB9jXWev+ELT8owjTSmblT7 oivXnuZSzTJZQVX+AV8o1qpfEFxMKBErupbYI9eqrSy0Uk2WiEUFaFCQv OsAg/y71+bpJqwnI6ji+nVmtJqMeM8OWV6XzT/RVQrV+lJJ0ani6HoQia Q==; IronPort-SDR: +4PmEIyCXSXkPIYvcokK5cNc4LN9N2AWBldNkhpXcJz/iCE31hYerYLcAsv8hYX4gI3c3Mmocq sgug9f7Z3vyTEITdY70AmWv/hSJibC0R4l6MJRznJJ0zCOQihhx5lnUTADftZ4Wg6z8V+2GaQp p0I2fT0t36vZ91QsQRG1hX21YqKovKjtyhYQIltCrX9/u69iQENd0qutTrazlbHXiRXzAvf8YS d+mprQ4/o5M8RzKWScYkHLpMMwTyMlWsXREi7nCipVzJSzAUGKPj6PMX2ZCl6AAbb9VkYp1Y1Q 6PU= X-IronPort-AV: E=Sophos;i="5.79,347,1602572400"; d="scan'208";a="105407067" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Jan 2021 02:25:17 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 14 Jan 2021 02:25:15 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 14 Jan 2021 02:25:13 -0700 From: Steen Hegelund To: Philipp Zabel , Rob Herring Subject: [PATCH v2 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings Date: Thu, 14 Jan 2021 10:24:58 +0100 Message-ID: <20210114092500.2822208-2-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210114092500.2822208-1-steen.hegelund@microchip.com> References: <20210114092500.2822208-1-steen.hegelund@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210114_042520_690203_088AAB96 X-CRM114-Status: GOOD ( 11.95 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , devicetree@vger.kernel.org, Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Signed-off-by: Steen Hegelund --- .../bindings/reset/microchip,rst.yaml | 52 +++++++++++++++++++ 1 file changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml diff --git a/Documentation/devicetree/bindings/reset/microchip,rst.yaml b/Documentation/devicetree/bindings/reset/microchip,rst.yaml new file mode 100644 index 000000000000..b5526753e85d --- /dev/null +++ b/Documentation/devicetree/bindings/reset/microchip,rst.yaml @@ -0,0 +1,52 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/reset/microchip,rst.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Microchip Sparx5 Switch Reset Controller + +maintainers: + - Steen Hegelund + - Lars Povlsen + +description: | + The Microchip Sparx5 Switch provides reset control and implements the following + functions + - One Time Switch Core Reset (Soft Reset) + +properties: + $nodename: + pattern: "^reset-controller@[0-9a-f]+$" + + compatible: + const: microchip,sparx5-switch-reset + + reg: + maxItems: 1 + + "#reset-cells": + const: 1 + + syscons: + $ref: "/schemas/types.yaml#/definitions/phandle-array" + description: Array of syscons used to access reset registers + minItems: 2 + +required: + - compatible + - reg + - "#reset-cells" + - syscons + +additionalProperties: false + +examples: + - | + reset: reset-controller@0 { + compatible = "microchip,sparx5-switch-reset"; + reg = <0x0 0x0>; + #reset-cells = <1>; + syscons = <&cpu_ctrl>,<&gcb_ctrl>; + }; +