From patchwork Wed Jan 20 08:19:19 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12031661 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D3EFFC433E6 for ; Wed, 20 Jan 2021 08:21:36 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 7D39E2313A for ; Wed, 20 Jan 2021 08:21:36 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 7D39E2313A Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Ur2dNxHRHEmITSELZmNKP3/hd1NoxgnlJKVQ+66kv+s=; b=vkbKpWrgxPbuWzxxLJdXMSfLE YJsMAwaphiATdtlKubdLITcc+cTjazbgmwVs6bibPyN+k7EtqTaEQftFtji+hI3/IBuEvJi4aw6JN F283tNwKaPHHyHtovSsv2Mm+dnfdsLzlEO8Qoxk8/vKFOLcoivo/nXgggsvq8OiPxlnNhMLw2y6Qr AIbJmZbbhVQZUqPM2TxEe3uvKFs7hrO9hrunq56pPLxQAT/pVhUHbDJ4sXOywu4Cjs0H4XUP77T6Z AC8OZsWpTPx2f1mysSpx+Xfy1sWNa109U5Nt4blziFf2L+3YLejDd9L8C2SMmixDljurBDiXIXOHy 5JSOgWA7A==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l28iI-00020v-BH; Wed, 20 Jan 2021 08:19:38 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l28iD-0001zH-AQ for linux-arm-kernel@lists.infradead.org; Wed, 20 Jan 2021 08:19:34 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1611130773; x=1642666773; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=lIVXiYfF1ZAAiHw/fch8Q+/D+WuN/BFANz4ZM0AO5Ic=; b=ylz7RFYU1Ct2Dx0NkuJ4GMTEr2Aqj0o2CYfmbRax6I0DllqT0KI+UYv/ lVXsMNoKeUeCUf9Ijbgjt9eBlW4iR4+pXLuN7eqd9tN4QOyGvau5Bgw19 zBtdgfqUtmkIK/HXyRqK4KsGrpEeO24zubq6w07AgMAHzyrZgnusm8num rAN9TDbXWt1k3rPcyfetljhHdGaa8jdyQv2/fRODNfIJ22DRJtKOPIeev m7U6JY/hWZMFeQuYrKU7H4WnXoBwdjyHtVwV7hnRNzwMQ6V8WFpQBJCud Vk70eL2VZfA95t3TJeNPMxKzc6qtDtIsj4r4mhjCO+w2mqz2UiIqTpdcQ Q==; IronPort-SDR: 4403iNUNK90EPytwP7Ki8SipcpnhxEWZCrnV6NwVvXU1EzrUeJxL71pvv4Ace2hcibU3E5BmH2 7vCsJM4u9HKHEwPxr8qiMb83roTrdOejVpZYMUtKoBXLZ8+dxOHPxQfLOEtwh3a2zAXgJIPDe2 1an5i47RbAQ1Dr0lsswN0KeqKt6XrKFfVQQDkk7PLjxKqJ2yNXsIOH1JT6o+yJsXCY2T4jxZ/f hQuwbu0gtPzc3q6bORAjSJBnw5kbODXFcLv23OGYMxSvLWcWZVJkWLhIoyUtyEbZ3qQ4M4N8R1 mfc= X-IronPort-AV: E=Sophos;i="5.79,360,1602572400"; d="scan'208";a="106602461" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 20 Jan 2021 01:19:31 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Wed, 20 Jan 2021 01:19:31 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Wed, 20 Jan 2021 01:19:29 -0700 From: Steen Hegelund To: Philipp Zabel , Rob Herring Subject: [PATCH v4 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings Date: Wed, 20 Jan 2021 09:19:19 +0100 Message-ID: <20210120081921.3315847-2-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210120081921.3315847-1-steen.hegelund@microchip.com> References: <20210120081921.3315847-1-steen.hegelund@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210120_031933_536801_8D6A3979 X-CRM114-Status: GOOD ( 13.25 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , devicetree@vger.kernel.org, Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Document the Sparx5 reset device driver bindings The driver uses two syscons on sparx5 for access to the reset control and the reset status. Signed-off-by: Steen Hegelund --- .../bindings/reset/microchip,rst.yaml | 59 +++++++++++++++++++ 1 file changed, 59 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml diff --git a/Documentation/devicetree/bindings/reset/microchip,rst.yaml b/Documentation/devicetree/bindings/reset/microchip,rst.yaml new file mode 100644 index 000000000000..af01016e246f --- /dev/null +++ b/Documentation/devicetree/bindings/reset/microchip,rst.yaml @@ -0,0 +1,59 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/reset/microchip,rst.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Microchip Sparx5 Switch Reset Controller + +maintainers: + - Steen Hegelund + - Lars Povlsen + +description: | + The Microchip Sparx5 Switch provides reset control and implements the following + functions + - One Time Switch Core Reset (Soft Reset) + +properties: + $nodename: + pattern: "^reset-controller@[0-9a-f]+$" + + compatible: + const: microchip,sparx5-switch-reset + + reg: + maxItems: 1 + + "#reset-cells": + const: 1 + + cpu-syscon: + $ref: "/schemas/types.yaml#/definitions/phandle" + description: syscon used to access CPU reset + maxItems: 1 + + gcb-syscon: + $ref: "/schemas/types.yaml#/definitions/phandle" + description: syscon used to access Global Control Block + maxItems: 1 + +required: + - compatible + - reg + - "#reset-cells" + - cpu-syscon + - gcb-syscon + +additionalProperties: false + +examples: + - | + reset: reset-controller@0 { + compatible = "microchip,sparx5-switch-reset"; + reg = <0x0 0x0>; + #reset-cells = <1>; + cpu-syscon = <&cpu_ctrl>; + gcb-syscon = <&gcb_ctrl>; + }; +