From patchwork Fri Apr 9 09:28:27 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Roger Lu X-Patchwork-Id: 12193473 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2858DC433ED for ; Fri, 9 Apr 2021 09:30:55 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8C67361181 for ; Fri, 9 Apr 2021 09:30:53 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8C67361181 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:CC:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=PPzSSKRzo3WAvvYpvqbMshpx1wSxZ3Mwoi/PE2DO2sc=; b=hPYJaOqwOlRP4RkwYosm+g6tr 0lC/UqMLN2AYkbo4qIWRxZYOQZ54+giwV+7DmGpPucO02nlAqDipNdeRCaCXN/VZZ2zo1eFyfc+pv h+w7lWG5+1our3PX87zZGWqCZ9l2FzyeOmLKwjjhVm7LuFMlm12SsiYkljfAp8cRJpM9GAMMPw3LU 89BgKvnbfTazBDzfsJIWVZlKkbdZXuGAzJJ2Sj8f0kIx/NWfGtV4gzwOPkC7Q50JMj0n8x8eAdmJS gauwQZSRlH24+g6xG4N/zhoiGifBv57Xxqubm1KEU4zQStJwM7qEB+qUh3Jtjp2LYjVX39CiJBJqq js02KGJLg==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lUnRX-000EcB-Dc; Fri, 09 Apr 2021 09:28:48 +0000 Received: from bombadil.infradead.org ([2607:7c80:54:e::133]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lUnRQ-000EbB-DD; Fri, 09 Apr 2021 09:28:41 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=bombadil.20210309; h=Content-Transfer-Encoding: Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC: To:From:Sender:Reply-To:Content-ID:Content-Description; bh=cA6FqmjG/ZucJ34EKnO+FaALC4pShXue8j+eVOJDr4s=; b=M1sgbUVYFCm+QdbzVJcs9MDIyB CNj3FtL51r889nRBxvEDiu5yV/+2/FAqJ/GWho/DefPrY1a+LGK2JAWjMyZwdQp3pVl0eQtPJLT/i f6g28RngDF5GYNZ5QNhZlrOx4Udx+6QJ8QafrJjUPcyH06DsgLLuXpa2N3ICuF7umENvheXolE4UV 9iK6iQ/71ype7kRRx9iE+tMwhf7tXV9nfxtKfX68UvIvXYbYEpehJTZEeRzYtbLjEy2C4sx7FIxzG dUbonaW2h/jGSSNl28bB9k01FS1DcJolaPGg2Ky1ph3avXlJHWC0nBcCT2CQCGS1RVAqyDVu5Oqnt 2CXpjNnA==; Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lUnRN-0041ho-Ge; Fri, 09 Apr 2021 09:28:38 +0000 X-UUID: 2403d9ce9ae04100802089b08f5d6bc7-20210409 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=cA6FqmjG/ZucJ34EKnO+FaALC4pShXue8j+eVOJDr4s=; b=N2rJPisjzG9Zq+rC3cpvoOeRtCI1p8HjsO+1CtnRcS27mqjpLP+SJfpDpiDnedg/xDj5ZNampfAfwc5BWkKbz9JjQUgShS4s/bXazi/ZsPD8wrCzNgEcRD8tCaP80e84b+Xsf7mLNz2JiDUZE8EgIU6vPneAFc3OXDlP1BA7bdI=; X-UUID: 2403d9ce9ae04100802089b08f5d6bc7-20210409 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 293042187; Fri, 09 Apr 2021 02:28:35 -0700 Received: from MTKMBS02N2.mediatek.inc (172.21.101.101) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 9 Apr 2021 02:28:33 -0700 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs02n2.mediatek.inc (172.21.101.101) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 9 Apr 2021 17:28:31 +0800 Received: from mtksdaap41.mediatek.inc (172.21.77.4) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 9 Apr 2021 17:28:31 +0800 From: Roger Lu To: Matthias Brugger , Enric Balletbo Serra , Kevin Hilman , Rob Herring , Nicolas Boichat , Stephen Boyd , Philipp Zabel CC: Fan Chen , HenryC Chen , YT Lee , Xiaoqing Liu , Charles Yang , Angus Lin , Mark Rutland , Nishanth Menon , Roger Lu , , , , , , Subject: [PATCH v15 6/7] arm64: dts: mt8192: add svs device information Date: Fri, 9 Apr 2021 17:28:27 +0800 Message-ID: <20210409092828.23939-7-roger.lu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210409092828.23939-1-roger.lu@mediatek.com> References: <20210409092828.23939-1-roger.lu@mediatek.com> MIME-Version: 1.0 X-TM-SNTS-SMTP: 0AAFE20FA3349A0A4F8B28CF0011CB42C41D5FB7E694B2AAF33ABA3655932CDA2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210409_022837_577357_C3A9A13C X-CRM114-Status: UNSURE ( 9.55 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org add compitable/reg/irq/clock/efuse/reset setting in svs node Signed-off-by: Roger Lu --- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 34 ++++++++++++++++++++++++ 1 file changed, 34 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi index fe24cc66ff7a..e9816a56d87b 100644 --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -270,6 +270,14 @@ compatible = "mediatek,mt8192-infracfg", "syscon"; reg = <0 0x10001000 0 0x1000>; #clock-cells = <1>; + + infracfg_rst: reset-controller { + compatible = "mediatek,infra-reset", "ti,syscon-reset"; + #reset-cells = <1>; + ti,reset-bits = < + 0x150 5 0x154 5 0 0 (ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: svs */ + >; + }; }; pericfg: syscon@10003000 { @@ -564,6 +572,20 @@ status = "disabled"; }; + svs: svs@1100b000 { + compatible = "mediatek,mt8192-svs"; + reg = <0 0x1100b000 0 0x1000>; + interrupts = ; + clocks = <&infracfg CLK_INFRA_THERM>; + clock-names = "main"; + nvmem-cells = <&svs_calibration>, + <&lvts_e_data1>; + nvmem-cell-names = "svs-calibration-data", + "t-calibration-data"; + resets = <&infracfg_rst 0>; + reset-names = "svs_rst"; + }; + spi1: spi@11010000 { compatible = "mediatek,mt8192-spi", "mediatek,mt6765-spi"; @@ -681,6 +703,18 @@ #clock-cells = <1>; }; + efuse: efuse@11c10000 { + compatible = "mediatek,efuse"; + reg = <0 0x11c10000 0 0x1000>; + + lvts_e_data1: data1 { + reg = <0x1C0 0x58>; + }; + svs_calibration: calib@580 { + reg = <0x580 0x68>; + }; + }; + i2c3: i2c3@11cb0000 { compatible = "mediatek,mt8192-i2c"; reg = <0 0x11cb0000 0 0x1000>,