From patchwork Mon Sep 27 06:36:56 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 12519163 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9336EC433F5 for ; Mon, 27 Sep 2021 06:40:00 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 57E6960560 for ; Mon, 27 Sep 2021 06:40:00 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 57E6960560 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=/jnDZHGce9gQPYm2qVxaoA7x1ZyypaceopMu5VIemcw=; b=KrRl8s+ZsPIiUj 6TRvwWIucv9UxGWA/NxAOFJlVzKIfa19a1lfPObj1YeDffkHPtdiV70ReG5xTvwjPcAp7DX+7ul7/ xXFl2g4VTUrEwrDnNOb7edQc4HD7F2Mud4uCbDLsH22mL10U2eAtOD/ezn91xkTC2674zY19Kfiem ePlItflA2zPsbHwVfCWMrQpy5yZk3cy1WrHzLxAB7k8y4QwwyBcIegY9tr3aIoogbYAG2DV5euYgf JqZK7/wHGMWoyyQsIP250P9A23IP/KO53RxwkR4e5JsaGVOGXtzCOYai5WixFnuT9wCaHhgv1lSAi TG0WjGtYz7R3fd2iymTw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mUkGy-001h9c-HB; Mon, 27 Sep 2021 06:37:56 +0000 Received: from esa.microchip.iphmx.com ([68.232.154.123]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mUkGq-001h75-4u for linux-arm-kernel@lists.infradead.org; Mon, 27 Sep 2021 06:37:50 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1632724668; x=1664260668; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=yKmNRuq9lM9GBTcAbv7Iz7CF9S0F0tlziIF0rhzCyWk=; b=m6I7e4GCu1WZf7U+giG717VSGFh3XOxAQI+eOYGL/8n6cWLP0UBx0Fki ZuZPWOBYrQ2kJl6kHFP4rwxk0tZ9Opo67oI4x2kphbN31hiiKSaO50NCF hWJb9F9ejNXApurDIKCbDxgHjS+isOynEUp6ryf6pgCyw5zgtUOJmxy5a e1C1CDFu0uLG53Kzybpih5dxqG2G6WJ8qujDbTmJNzxFyUNIz8Sqz9CIR 5LTJzEJRPLWyz6fBjHAnga9lwlXLx4OIEIR7BlbRTL7Qb5KY3nZ0ohO3f 9SxZ8XpLiJDUC0gRaNyVwKjMxUzVGujxcKuJHc5UqeIgC/oM2ugABjci+ A==; IronPort-SDR: /oayIDBq8CbMfPZbdtxvDMJYsFultMHBU8XByMFSN25UPTOKMOS3+slvAv4nY1V3vi8rHlJZZ4 CGTV3Q/To9GJBDF+CGA+3fbZHeM5zmX8ikoE84DaS52VC6CdNf4INzeHLPSP8MLovXbDd9rbNv n9cbYddrzN050p4I6JoZpiaDXb19bJF3Pr2EYfctL858RLSVtgHGxgJ8884BzIMNk7Cr+Zw3zx HHWS/EWLDRYAvklu56R6h4LvMBcj+qGFggS7N1WmagnPFXz+n8w7TnURYfZipA2/bH31FykOg5 oJOa1Ra8wAnfX4JCWB9KlkHk X-IronPort-AV: E=Sophos;i="5.85,325,1624345200"; d="scan'208";a="70720783" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 26 Sep 2021 23:37:41 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Sun, 26 Sep 2021 23:37:41 -0700 Received: from rob-dk-mpu01.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Sun, 26 Sep 2021 23:37:39 -0700 From: Claudiu Beznea To: , , CC: , , , Claudiu Beznea , Rob Herring Subject: [PATCH v5 1/2] dt-bindings: microchip,eic: add bindings Date: Mon, 27 Sep 2021 09:36:56 +0300 Message-ID: <20210927063657.2157676-2-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.33.0 In-Reply-To: <20210927063657.2157676-1-claudiu.beznea@microchip.com> References: <20210927063657.2157676-1-claudiu.beznea@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210926_233748_290183_D39ECA9A X-CRM114-Status: GOOD ( 12.75 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add DT bindings for Microchip External Interrupt Controller. Signed-off-by: Claudiu Beznea Reviewed-by: Rob Herring --- .../interrupt-controller/microchip,eic.yaml | 73 +++++++++++++++++++ 1 file changed, 73 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/microchip,eic.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/microchip,eic.yaml b/Documentation/devicetree/bindings/interrupt-controller/microchip,eic.yaml new file mode 100644 index 000000000000..50003880ee6f --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/microchip,eic.yaml @@ -0,0 +1,73 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/microchip,eic.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip External Interrupt Controller + +maintainers: + - Claudiu Beznea + +description: + This interrupt controller is found in Microchip SoCs (SAMA7G5) and provides + support for handling up to 2 external interrupt lines. + +properties: + compatible: + enum: + - microchip,sama7g5-eic + + reg: + maxItems: 1 + + interrupt-controller: true + + '#interrupt-cells': + const: 2 + description: + The first cell is the input IRQ number (between 0 and 1), the second cell + is the trigger type as defined in interrupt.txt present in this directory. + + interrupts: + description: | + Contains the GIC SPI IRQs mapped to the external interrupt lines. They + should be specified sequentially from output 0 to output 1. + minItems: 2 + maxItems: 2 + + clocks: + maxItems: 1 + + clock-names: + const: pclk + +required: + - compatible + - reg + - interrupt-controller + - '#interrupt-cells' + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + + eic: interrupt-controller@e1628000 { + compatible = "microchip,sama7g5-eic"; + reg = <0xe1628000 0x100>; + interrupt-parent = <&gic>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = , + ; + clocks = <&pmc PMC_TYPE_PERIPHERAL 37>; + clock-names = "pclk"; + }; + +...