From patchwork Sat Oct 9 02:20:16 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Florian Fainelli X-Patchwork-Id: 12547269 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DD05DC433EF for ; Sat, 9 Oct 2021 03:13:19 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id A838560F38 for ; Sat, 9 Oct 2021 03:13:19 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org A838560F38 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=zp0p34aRBR+FtXcEY33TrVNXmBrkAw1zRoraIIipP3w=; b=4SwDwFkFFTEayy MswvjFB3448XGbgORenBl3NJ+8rZgpri0mAgPKC84E+wTydFVCwx9hpUd/D0XEaYpk26wK4td4oox p4+X9KnAZeDciKfW6fCa/9J2bHRhHmrOWFZZBikFUrYMTn6684jmfckgG3eghA8rX8oeUcYDqXoCp 3J4GZekPxvaLDxGWw7/5WWHZYn+SA84koJNs8i3AnXQb+tJe5m+aOa5LiBhvFzLhQYMd2AB0sgmvb OL3DCYSKyn8lqUoyYljUK0kcwcaERwqnpgfSfGmG8ejmcMp04vb8rG+KSbC8yJD9h4s2o2bs6a5gv 8oiF5cZ+Fzv5R635fouA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mZ2lY-004rFP-He; Sat, 09 Oct 2021 03:11:19 +0000 Received: from mail-pj1-x1029.google.com ([2607:f8b0:4864:20::1029]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mZ1yc-004Xw7-6T for linux-arm-kernel@lists.infradead.org; Sat, 09 Oct 2021 02:20:43 +0000 Received: by mail-pj1-x1029.google.com with SMTP id ls14-20020a17090b350e00b001a00e2251c8so9089995pjb.4 for ; Fri, 08 Oct 2021 19:20:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=cLaNe7Oyl1seZD/HRHq9xGsMnTdlxwayLK+zY+0ZWyA=; b=gLZsVmimLpwdtSBi4C9L0jfoIeRjzgLq1tNByCwcf/Pgmt8XK6gt3GE25RbSb+aujd 1RAq+b0Cw56Hdb1CUCjtznchKAhDAGNN03iTmuRHXbhl0D1+RdUSFuFSyGXYg7DE+yJi Y5fkROAfSMIrAQW5gNYVpmMUoSanPPLDit+e/S/uJb8Zzp6TfxlDVPokMfEdT0RhOZ7y VhjTy2oTMuYqM+CDyQJDhw7r6RoKw+CQ1wnOo5B97k/91L2kgIfMN0H6iNQSv2qCGLqj G5x5eVnUNOEe/g+WWD+mYhM++op2NIVQd57wlQxOIFafjFFZhLD1cO/ocjfibA2RvSat PWbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=cLaNe7Oyl1seZD/HRHq9xGsMnTdlxwayLK+zY+0ZWyA=; b=TBgtdU0g6dtW8XZTGPuWBKCYzBHInoumhE7BcegLkdNMLT2g4dY0+rvHIch1RCmpRd Q011Z2OTxbpzwUJT3RHenqLNF535VqGYcfTaTa+pV160uHpmEgNuhFafRxW8wgF0RwyC jyLb6t4qsDfM7yb7tk78g/djYx+W6ZT+97cuV3vHEQI3UtCelnjYjxc2yG5ZUX/Vnrx1 iY58PHUy1FKC9G9fPSsHAVBAzPLki0q/XqZ+XRwztaL6x41J86cdbgh2zGhqKwcwdl5I rgTAi4wNaDoLRYJWOWO0V5rwrPQ3fAbEb0PQywjFios+wh5pJMAu8iRsNq1Kk/J0x/p9 5jAA== X-Gm-Message-State: AOAM532aSKXV8PVFvMvmZf0Kt4JYFJs0wWEwsg6gKPRTsQlrG94fhixw uFAczUn+1r7MuHOeqGDOoKU= X-Google-Smtp-Source: ABdhPJz9L3vfDpAsutWUnZSpQUlLafnW1o2LTEFqy0TfbDnkzKBU2FxszoAr1cMPr3hzm1B9TszXCQ== X-Received: by 2002:a17:903:1ca:b0:13e:f367:9361 with SMTP id e10-20020a17090301ca00b0013ef3679361mr12635742plh.3.1633746040278; Fri, 08 Oct 2021 19:20:40 -0700 (PDT) Received: from fainelli-desktop.igp.broadcom.net ([192.19.223.252]) by smtp.gmail.com with ESMTPSA id pi9sm444692pjb.31.2021.10.08.19.20.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 Oct 2021 19:20:39 -0700 (PDT) From: Florian Fainelli To: linux-kernel@vger.kernel.org Cc: Florian Fainelli , Ray Jui , Scott Branden , bcm-kernel-feedback-list@broadcom.com (maintainer:BROADCOM BCM281XX/BCM11XXX/BCM216XX ARM ARCHITE...), Russell King , Catalin Marinas , Will Deacon , Thomas Bogendoerfer , Thomas Gleixner , Marc Zyngier , Rob Herring , Frank Rowand , linux-arm-kernel@lists.infradead.org (moderated list:ARM SUB-ARCHITECTURES), linux-mips@vger.kernel.org (open list:MIPS), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE) Subject: [PATCH v4 07/14] genirq: Export irq_gc_{unmask_enable, mask_disable}_reg Date: Fri, 8 Oct 2021 19:20:16 -0700 Message-Id: <20211009022023.3796472-8-f.fainelli@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211009022023.3796472-1-f.fainelli@gmail.com> References: <20211009022023.3796472-1-f.fainelli@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211008_192042_277455_A452CD36 X-CRM114-Status: GOOD ( 11.60 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org In order to allow drivers/irqchip/irq-brcmstb-l2.c to be built as a module we need to export: irq_gc_unmask_enable_reg() and irq_gc_mask_disable_reg(). Signed-off-by: Florian Fainelli --- kernel/irq/generic-chip.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/kernel/irq/generic-chip.c b/kernel/irq/generic-chip.c index cc7cdd26e23e..4c011c21bb1a 100644 --- a/kernel/irq/generic-chip.c +++ b/kernel/irq/generic-chip.c @@ -44,6 +44,7 @@ void irq_gc_mask_disable_reg(struct irq_data *d) *ct->mask_cache &= ~mask; irq_gc_unlock(gc); } +EXPORT_SYMBOL_GPL(irq_gc_mask_disable_reg); /** * irq_gc_mask_set_bit - Mask chip via setting bit in mask register @@ -103,6 +104,7 @@ void irq_gc_unmask_enable_reg(struct irq_data *d) *ct->mask_cache |= mask; irq_gc_unlock(gc); } +EXPORT_SYMBOL_GPL(irq_gc_unmask_enable_reg); /** * irq_gc_ack_set_bit - Ack pending interrupt via setting bit