From patchwork Thu Nov 25 21:14:35 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jesse Taube X-Patchwork-Id: 12693698 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7D5EAC433F5 for ; Thu, 25 Nov 2021 21:18:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=dI+BO14uRkDN56vZnLcsQmmWa6QlH42Q4FtHHe+sWYI=; b=dHl3FaPrTx247e 5o4IPgpR7D8/hux3vV4q62B9JFTc0VkC10/k5YTpltVmw9oyX7UPIK1FxeKR3BO+uZ4H2n2ZpzXeB Gm29oMgXxgBzowAuvlibx+eDx7lS52JE3OtIOweQMMiXMEILNuNcYrjXzSzxG/P6Rq/QaZNf9Kjq2 ZMmqm0/zlFyC8ouryDTPOr79OPRH1pHENYyKJm9gA0YBxqUCIYtw4y56sayA9kGpmus4XaIhQtwUb Ky86+wZZs0mKrqg9nt+QpZnnHnjtP91b3V3W0/Lz60ilokuiKpZXx0qt3WILc2p4q4tuAhwdrgipD Dr73/RYrIL3fpzw0ZEHQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mqM6R-008ffC-5O; Thu, 25 Nov 2021 21:16:23 +0000 Received: from mail-qt1-x830.google.com ([2607:f8b0:4864:20::830]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mqM52-008fHo-9a for linux-arm-kernel@lists.infradead.org; Thu, 25 Nov 2021 21:15:00 +0000 Received: by mail-qt1-x830.google.com with SMTP id t34so7225484qtc.7 for ; Thu, 25 Nov 2021 13:14:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=+/OW3wrVevZ7BrAo2Iv8SBFUTqErMKF99iq98AyaJuQ=; b=BYGFEn2AipI3XVGkSfRNlgsYFHNHjS0mZFBTrUs7463BtbbFurE1MOfE8Lm4KKwbZp WbWqqoqvjnc+KUsj0ZIFA7GEbCmzACammWNPjnDCHmYSEP+nS2OUSdmrpxtUQkFFYX1C wftpnhyR2/xopVMxUb5ZlyuoQEomsPZmyBGuho3LcpECiU+BUwUy1vcVtmTO6/tZsiDM l82Gi+BBsoFWmcHBJ1xocFqaG3QZ/3UHl5n8GiE/44GRhNrbG4OIpy42s+SDgKwWpntS Ik1dnppRuYNbPxEgf0TzXTukZdqkcFlsxzMHkMp66G4mK/ycmP3tLr3Dn4Cl59dFyeUV 4eCg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+/OW3wrVevZ7BrAo2Iv8SBFUTqErMKF99iq98AyaJuQ=; b=P35bMWKXodM1unvIacUtp1E1BbITrcElXsfilNb/479sqPXnyx4JbGymJ8nHyh1SZU Y8hvr4TQvqk40doG6iUfujSM6sv7WmWFo4cquAdBlQDDnb/zVE4XZn1C8Q92Mt9dbazz WzdUY+DTQd7aw22Lx/lndFrpAgsSq0F31ZjTWq4tj5X5W9xo+U3P4TzVxd+4Z6MhYfoH X2Q+ZGLF4wZYM+dYdvlYYfS1dJqXit2TeQSshJ95ibH9OEPSKUepvwCWUK5301bKZ/8f /5+Mh78yx3vskP/aeK8I0QyLfvZCS8LgESPVPZImS/cHJkaFhITG5yBxjTNSOJfjGo4O BarA== X-Gm-Message-State: AOAM533ViyJEh4NFEZdxhoKEu6fb+Ta9EHg0WG3XwjxBraaGt3xLLchQ vrLAXLPvaCQPOw8PILcKZYE= X-Google-Smtp-Source: ABdhPJxJqedCq5mAxFvnEbbvX7ZL4WWJh5ADKidIhXX1idV0DDal8O3tIM6z0UJH1W+kfX2LLKtklw== X-Received: by 2002:ac8:5894:: with SMTP id t20mr11743905qta.450.1637874894924; Thu, 25 Nov 2021 13:14:54 -0800 (PST) Received: from jesse-desktop.jtp-bos.lab (146-115-144-188.s4282.c3-0.nwt-cbr1.sbo-nwt.ma.cable.rcncustomer.com. [146.115.144.188]) by smtp.gmail.com with ESMTPSA id j22sm2068175qko.68.2021.11.25.13.14.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Nov 2021 13:14:54 -0800 (PST) From: Jesse Taube X-Google-Original-From: Jesse Taube To: linux-imx@nxp.com Cc: mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, ulf.hansson@linaro.org, aisheng.dong@nxp.com, stefan@agner.ch, linus.walleij@linaro.org, gregkh@linuxfoundation.org, arnd@arndb.de, olof@lixom.net, soc@kernel.org, linux@armlinux.org.uk, abel.vesa@nxp.com, adrian.hunter@intel.com, jirislaby@kernel.org, giulio.benetti@benettiengineering.com, nobuhiro1.iwamatsu@toshiba.co.jp, Mr.Bossman075@gmail.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org Subject: [PATCH v3 05/13] dt-bindings: imx: Add clock binding for i.MXRT1050 Date: Thu, 25 Nov 2021 16:14:35 -0500 Message-Id: <20211125211443.1150135-6-Mr.Bossman075@gmail.com> X-Mailer: git-send-email 2.34.0 In-Reply-To: <20211125211443.1150135-1-Mr.Bossman075@gmail.com> References: <20211125211443.1150135-1-Mr.Bossman075@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211125_131456_399017_AD6CAE7A X-CRM114-Status: GOOD ( 13.62 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Giulio Benetti Add the clock binding doc for i.MXRT1050. Signed-off-by: Giulio Benetti [Giulio: added all clocks up to IMXRT1050_CLK_USBOH3] Signed-off-by: Jesse Taube [Jesse: added clocks from IMXRT1050_CLK_IPG_PDOF to IMXRT1050_CLK_DMA_MUX and moved IMXRT1050_CLK_END on] --- V1->V2: * Nothing done V2->V3: * Added GPT binding --- include/dt-bindings/clock/imxrt1050-clock.h | 73 +++++++++++++++++++++ 1 file changed, 73 insertions(+) create mode 100644 include/dt-bindings/clock/imxrt1050-clock.h diff --git a/include/dt-bindings/clock/imxrt1050-clock.h b/include/dt-bindings/clock/imxrt1050-clock.h new file mode 100644 index 000000000000..9811676d100b --- /dev/null +++ b/include/dt-bindings/clock/imxrt1050-clock.h @@ -0,0 +1,73 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright(C) 2019 + * Author(s): Giulio Benetti + */ + +#ifndef __DT_BINDINGS_CLOCK_IMXRT1050_H +#define __DT_BINDINGS_CLOCK_IMXRT1050_H + +#define IMXRT1050_CLK_DUMMY 0 +#define IMXRT1050_CLK_CKIL 1 +#define IMXRT1050_CLK_CKIH 2 +#define IMXRT1050_CLK_OSC 3 +#define IMXRT1050_CLK_PLL2_PFD0_352M 4 +#define IMXRT1050_CLK_PLL2_PFD1_594M 5 +#define IMXRT1050_CLK_PLL2_PFD2_396M 6 +#define IMXRT1050_CLK_PLL3_PFD0_720M 7 +#define IMXRT1050_CLK_PLL3_PFD1_664_62M 8 +#define IMXRT1050_CLK_PLL3_PFD2_508_24M 9 +#define IMXRT1050_CLK_PLL3_PFD3_454_74M 10 +#define IMXRT1050_CLK_PLL2_198M 11 +#define IMXRT1050_CLK_PLL3_120M 12 +#define IMXRT1050_CLK_PLL3_80M 13 +#define IMXRT1050_CLK_PLL3_60M 14 +#define IMXRT1050_CLK_PLL1_BYPASS 15 +#define IMXRT1050_CLK_PLL2_BYPASS 16 +#define IMXRT1050_CLK_PLL3_BYPASS 17 +#define IMXRT1050_CLK_PLL5_BYPASS 19 +#define IMXRT1050_CLK_PLL1_REF_SEL 20 +#define IMXRT1050_CLK_PLL2_REF_SEL 21 +#define IMXRT1050_CLK_PLL3_REF_SEL 22 +#define IMXRT1050_CLK_PLL5_REF_SEL 23 +#define IMXRT1050_CLK_PRE_PERIPH_SEL 24 +#define IMXRT1050_CLK_PERIPH_SEL 25 +#define IMXRT1050_CLK_SEMC_ALT_SEL 26 +#define IMXRT1050_CLK_SEMC_SEL 27 +#define IMXRT1050_CLK_USDHC1_SEL 28 +#define IMXRT1050_CLK_USDHC2_SEL 29 +#define IMXRT1050_CLK_LPUART_SEL 30 +#define IMXRT1050_CLK_LCDIF_SEL 31 +#define IMXRT1050_CLK_VIDEO_POST_DIV_SEL 32 +#define IMXRT1050_CLK_VIDEO_DIV 33 +#define IMXRT1050_CLK_ARM_PODF 34 +#define IMXRT1050_CLK_LPUART_PODF 35 +#define IMXRT1050_CLK_USDHC1_PODF 36 +#define IMXRT1050_CLK_USDHC2_PODF 37 +#define IMXRT1050_CLK_SEMC_PODF 38 +#define IMXRT1050_CLK_AHB_PODF 39 +#define IMXRT1050_CLK_LCDIF_PRED 40 +#define IMXRT1050_CLK_LCDIF_PODF 41 +#define IMXRT1050_CLK_USDHC1 42 +#define IMXRT1050_CLK_USDHC2 43 +#define IMXRT1050_CLK_LPUART1 44 +#define IMXRT1050_CLK_SEMC 45 +#define IMXRT1050_CLK_LCDIF_APB 46 +#define IMXRT1050_CLK_PLL1_ARM 47 +#define IMXRT1050_CLK_PLL2_SYS 48 +#define IMXRT1050_CLK_PLL3_USB_OTG 49 +#define IMXRT1050_CLK_PLL4_AUDIO 50 +#define IMXRT1050_CLK_PLL5_VIDEO 51 +#define IMXRT1050_CLK_PLL6_ENET 52 +#define IMXRT1050_CLK_PLL7_USB_HOST 53 +#define IMXRT1050_CLK_LCDIF_PIX 54 +#define IMXRT1050_CLK_USBOH3 55 +#define IMXRT1050_CLK_IPG_PDOF 56 +#define IMXRT1050_CLK_PER_CLK_SEL 57 +#define IMXRT1050_CLK_PER_PDOF 58 +#define IMXRT1050_CLK_DMA 59 +#define IMXRT1050_CLK_DMA_MUX 60 +#define IMXRT1050_CLK_GPT 70 +#define IMXRT1050_CLK_END 71 + +#endif /* __DT_BINDINGS_CLOCK_IMXRT1050_H */