From patchwork Wed Jun 1 20:17:34 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: William Zhang X-Patchwork-Id: 12867189 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B3A46C433EF for ; Wed, 1 Jun 2022 20:19:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: List-Subscribe:List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id: MIME-Version:References:In-Reply-To:Message-Id:Date:Subject:Cc:To:From: Reply-To:Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date :Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=RIqePDezNsvE5paxjUxLUpps0FEwxiqlL1VI2pycwRY=; b=Utx0n6FS4WaDD+luY6BMCSljXP xUqDxDlUXcta28LNbq/20sA7TPpRQYNsxcr1zFNXwY+2BSEQb0arhtJLZj59UKEUybP6xDDy52Ehv MjfKW13Q4o+goag62kqcSmzvvrxyUbPjxsy9m0Mwl8z5WU300k3BdmifB6tFKngW7CdVhdxR7TtS+ BO7Z8t9qltu8k2wCHrrw+wgoEiRpWpZTW6q72Vs6FhiwYH93Rk5aiInmNfFva3iwmSkungz7chNJw T5xcSgl3YXSr5w8rQWWOf7VLIEpWYzy46FWozz++H7NK6NbhNVIH0QLJtJeMOZWtA02h4RTskXSq2 53y1ZZig==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nwUnM-000GwC-GA; Wed, 01 Jun 2022 20:18:20 +0000 Received: from mail-pl1-x62c.google.com ([2607:f8b0:4864:20::62c]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nwUn7-000GrL-JH for linux-arm-kernel@lists.infradead.org; Wed, 01 Jun 2022 20:18:07 +0000 Received: by mail-pl1-x62c.google.com with SMTP id q18so2738442pln.12 for ; Wed, 01 Jun 2022 13:18:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=broadcom.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version; bh=mD0gpDnB44/f5dvqvV29alkl/WL0O+SqPwAWNeCoXpI=; b=PvDsaeYBN47he2Rz4rh0R9YXnxIQOxEA5fbZztoxMHoC5kQlXFu7zfE28ZR2aAXtj/ SLTK53xQCmBDhZTdWL8k62D9mSHRmoOoHhtL8iACMk2ADeRIdTFCLBaXwY/TSHUDoPb5 n4vS5iPTSY7VVHgnNZOSwnjxi+F6ZHnhfTD7I= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version; bh=mD0gpDnB44/f5dvqvV29alkl/WL0O+SqPwAWNeCoXpI=; b=mxhTNO/aLn9pDDqGTajHJB6xdLA/mo6eudiWPCU/AaPcLba3r/FcR+Urvb+bbSBFz2 vpfnycf8BsLLuPdPpiG5PoWdzqPLLaQFxOTPg6XnYMQPAnyFP9U9EOLLptTtIDkjMQbG JYbutM/ZO4ZDsfVUZg4bFAgp4TAL+zOpXIaohBMdyd8jMtnwHuNtOzPhaqlwlC+vKyrL 4XGCiSyG+WVdvqHbzG9bVQmDTPgdnMD+2lg9hxq7SiCX5xWPjovD6b71Lq7f7cebqpvp Fhk5uGr+cAmAmm3E9A+4hYAVfks6OtqNDIzWm6SuCmqPhgdH2gkIjDJX0diMaI9p7RqO iutQ== X-Gm-Message-State: AOAM531R8xILETfWd3WbSqcpB2U6OrI4QtFCBT5yYjb4UQK0pApfhI4v jHBrawZsgSQlB2Fa60oVhlsr4lE9ovmrKZrE1JrTtnKWygAwRbjmBtSvHuJu8HhmAj1TBraRxrO k99gcwAFr6B7bu/WxliKX7p/+2sNSwjoW1wsfH4SulN3i/wdGSmUFhWzAnYgwVbgqiX4dY/Bs2Q gwV8p6jElfRsn3MLJdw7s= X-Google-Smtp-Source: ABdhPJwXB/HZ6afu/5pu+kG6mBKjPe20RPjK6NdZ1kxVHTQkjGG0se3RnulORSZc9W+GOp1MjS6SoQ== X-Received: by 2002:a17:903:2cf:b0:151:a932:f1f0 with SMTP id s15-20020a17090302cf00b00151a932f1f0mr1201198plk.130.1654114682158; Wed, 01 Jun 2022 13:18:02 -0700 (PDT) Received: from T3500-3.dhcp.broadcom.net ([192.19.223.252]) by smtp.gmail.com with ESMTPSA id t10-20020a1709027fca00b0015f2d549b46sm1954983plb.237.2022.06.01.13.18.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Jun 2022 13:18:01 -0700 (PDT) From: William Zhang To: Linux ARM List Cc: dan.beygelman@broadcom.com, philippe.reynes@softathome.com, joel.peshkin@broadcom.com, anand.gore@broadcom.com, florian.fainelli@broadcom.com, kursad.oney@broadcom.com, tomer.yacoby@broadcom.com, samyon.furman@broadcom.com, William Zhang , Krzysztof Kozlowski , Broadcom internal kernel review list , Krzysztof Kozlowski , Rob Herring , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 2/3] arm64: dts: add dts files for bcmbca SoC bcm4912 Date: Wed, 1 Jun 2022 13:17:34 -0700 Message-Id: <20220601201737.15896-3-william.zhang@broadcom.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220601201737.15896-1-william.zhang@broadcom.com> References: <20220601201737.15896-1-william.zhang@broadcom.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220601_131805_684859_298E2E90 X-CRM114-Status: GOOD ( 19.59 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add dts for ARMv8 based broadband SoC BCM4912. bcm4912.dtsi is the SoC description dts header and bcm94912.dts is a simple dts file for Broadcom BCM94912 Reference board that only enable the UART port. Signed-off-by: William Zhang Acked-by: Krzysztof Kozlowski --- Changes in v3: - Change internal bus address and size cells from 2 to 1 Changes in v2: - Fix pmu compatible string - Remove unnecessary cpu_on and cpu_off properties from psci node - Add the missing gic registers and interrupts property to gic node arch/arm64/boot/dts/broadcom/bcmbca/Makefile | 3 +- .../boot/dts/broadcom/bcmbca/bcm4912.dtsi | 128 ++++++++++++++++++ .../boot/dts/broadcom/bcmbca/bcm94912.dts | 30 ++++ 3 files changed, 160 insertions(+), 1 deletion(-) create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm4912.dtsi create mode 100644 arch/arm64/boot/dts/broadcom/bcmbca/bcm94912.dts diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/Makefile b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile index d5f89245336c..9bdab7778cbd 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/Makefile +++ b/arch/arm64/boot/dts/broadcom/bcmbca/Makefile @@ -1,2 +1,3 @@ # SPDX-License-Identifier: GPL-2.0 -dtb-$(CONFIG_ARCH_BCMBCA) += bcm963158.dtb +dtb-$(CONFIG_ARCH_BCMBCA) += bcm963158.dtb \ + bcm94912.dtb diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm4912.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm4912.dtsi new file mode 100644 index 000000000000..3d016c2ce675 --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm4912.dtsi @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 Broadcom Ltd. + */ + +#include +#include + +/ { + compatible = "brcm,bcm4912", "brcm,bcmbca"; + #address-cells = <2>; + #size-cells = <2>; + + interrupt-parent = <&gic>; + + cpus { + #address-cells = <2>; + #size-cells = <0>; + + B53_0: cpu@0 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x0>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + B53_1: cpu@1 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x1>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + B53_2: cpu@2 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x2>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + B53_3: cpu@3 { + compatible = "brcm,brahma-b53"; + device_type = "cpu"; + reg = <0x0 0x3>; + next-level-cache = <&L2_0>; + enable-method = "psci"; + }; + + L2_0: l2-cache0 { + compatible = "cache"; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + }; + + pmu: pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = , + , + , + ; + interrupt-affinity = <&B53_0>, <&B53_1>, + <&B53_2>, <&B53_3>; + }; + + clocks: clocks { + periph_clk: periph-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <200000000>; + }; + uart_clk: uart-clk { + compatible = "fixed-factor-clock"; + #clock-cells = <0>; + clocks = <&periph_clk>; + clock-div = <4>; + clock-mult = <1>; + }; + }; + + psci { + compatible = "arm,psci-0.2"; + method = "smc"; + }; + + axi@81000000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0x81000000 0x8000>; + + gic: interrupt-controller@1000 { + compatible = "arm,gic-400"; + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + reg = <0x1000 0x1000>, + <0x2000 0x2000>, + <0x4000 0x2000>, + <0x6000 0x2000>; + }; + }; + + bus@ff800000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff800000 0x800000>; + + uart0: serial@12000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x12000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; + }; +}; diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm94912.dts b/arch/arm64/boot/dts/broadcom/bcmbca/bcm94912.dts new file mode 100644 index 000000000000..a3623e6f6919 --- /dev/null +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm94912.dts @@ -0,0 +1,30 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 Broadcom Ltd. + */ + +/dts-v1/; + +#include "bcm4912.dtsi" + +/ { + model = "Broadcom BCM94912 Reference Board"; + compatible = "brcm,bcm94912", "brcm,bcm4912", "brcm,bcmbca"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x0 0x0 0x08000000>; + }; +}; + +&uart0 { + status = "okay"; +};