From patchwork Fri Jun 3 12:18:01 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kavyasree Kotagiri X-Patchwork-Id: 12869032 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4A730C43334 for ; Fri, 3 Jun 2022 12:21:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=FLMp/8QN/2UQoWh91CLfO3+kenvSkqam/+7COYhVgrI=; b=doaHMfzQSLccL3 X0ypbmBnEIhJnBuQ2Lkto7zzNjE1aoamQ/H7vElDSUkmAFBNzgr/ci0WWXwgHrJtQnW5DEC62fb7m KGOSGCOdfGbxPrcecp6zSHVgxWkf6iaFrRNlVv4pbLtLDUcMHG1vpiludOtQSbaKUeqOsBop54nQG 8MjR6d6om7afVwHFJLhDqvqk5uWHt/AVEetyYJpps17EiffnxclXx9jyqrBwl9Rjke6lTHagr90NJ iOI20FJ4U1+Djgy8j4b1l/Zuk5DmoZ+v1fNmpaYF0mHMqDWdPsB+5IfLOX7M80iNm4x/fv92kNXBU vy008c9D0djGMUf6cP4A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nx6HT-007NbY-M7; Fri, 03 Jun 2022 12:19:56 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nx6Gp-007NL8-MY for linux-arm-kernel@lists.infradead.org; Fri, 03 Jun 2022 12:19:19 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1654258756; x=1685794756; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=uYE4zsL0RT5NW/SsDoQ5iLL0iUpJOYqdz3oM4lE7dQA=; b=q23d1uetmrVv7hOmocTrRZLFcQvJA+IpFc/t0ODFZyJq/pCzetJIjP2d byChKX/JG16h+1qcZxUHFNI0fbprgp70OcJ+4+jmgW0WWHxKSa+bVCTDz yI3W+Jm933U6icyfBkAIv/NIrt/6tgpcSGCTuQvWIQxsnuIHPRD1gqexl E2X3jl//oYl8Mz8uciwG6m36bV0Bzo6UqIbm/rZ8DVO5uj8/6FNolRedR bg2/JsgRapEOAMXHi2oQSBtEhewwWnxe8BfEG2WP6BfZgpqf74BnCwieA Oi29pamaa+8hU7ZzYndNaf3JAQNc51lGj/03UxfctLzTHq8z2Q6C61isl g==; X-IronPort-AV: E=Sophos;i="5.91,274,1647327600"; d="scan'208";a="166634006" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 03 Jun 2022 05:19:15 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Fri, 3 Jun 2022 05:19:14 -0700 Received: from kavya-HP-Compaq-6000-Pro-SFF-PC.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Fri, 3 Jun 2022 05:19:11 -0700 From: Kavyasree Kotagiri To: , , , , , CC: , , , Subject: [PATCH 2/3] dt-bindings: mfd: atmel,flexcom: Add new compatible string for lan966x Date: Fri, 3 Jun 2022 17:48:01 +0530 Message-ID: <20220603121802.30320-3-kavyasree.kotagiri@microchip.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220603121802.30320-1-kavyasree.kotagiri@microchip.com> References: <20220603121802.30320-1-kavyasree.kotagiri@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220603_051915_802350_99AADF7E X-CRM114-Status: UNSURE ( 9.74 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org LAN966x SoC flexcoms has two optional I/O lines. Namely, CS0 and CS1 in flexcom SPI mode. CTS and RTS in flexcom USART mode. These pins can be mapped to lan966x FLEXCOM_SHARED[0-20] pins and usage depends on functions being configured. Signed-off-by: Kavyasree Kotagiri --- .../bindings/mfd/atmel,flexcom.yaml | 21 ++++++++++++++++++- 1 file changed, 20 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/mfd/atmel,flexcom.yaml b/Documentation/devicetree/bindings/mfd/atmel,flexcom.yaml index 221bd840b49e..6050482ad8ef 100644 --- a/Documentation/devicetree/bindings/mfd/atmel,flexcom.yaml +++ b/Documentation/devicetree/bindings/mfd/atmel,flexcom.yaml @@ -16,7 +16,9 @@ description: properties: compatible: - const: atmel,sama5d2-flexcom + enum: + - atmel,sama5d2-flexcom + - microchip,lan966x-flexcom reg: maxItems: 1 @@ -46,6 +48,21 @@ properties: $ref: /schemas/types.yaml#/definitions/uint32 enum: [1, 2, 3] + microchip,flx-shrd-pins: + description: Specify the Flexcom shared pins to be used for flexcom + chip-selects. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 20 + + microchip,flx-cs-names: + description: Chip select names. "cts", "rts" for flexcom USART "CTS" and + "RTS" lines. "cs0", "cs1" for flexcom SPI chip-select lines. + items: + enum: [ cs0, cs1, cts, rts ] + minItems: 1 + maxItems: 2 + patternProperties: "^serial@[0-9a-f]+$": description: See atmel-usart.txt for details of USART bindings. @@ -80,6 +97,8 @@ examples: #size-cells = <1>; ranges = <0x0 0xf8034000 0x800>; atmel,flexcom-mode = <2>; + microchip,flx-shrd-pins = <9>; + microchip,flx-cs-names = "cs0"; spi0: spi@400 { compatible = "atmel,at91rm9200-spi";