From patchwork Sun Jun 12 22:31:58 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Niklas_S=C3=B6derlund?= X-Patchwork-Id: 12878882 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 03D21C43334 for ; Sun, 12 Jun 2022 22:35:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=f1hm+GNstHgO/tD/6XfjMS1mFmUQnoy6RaxtTup9yCc=; b=HxRB7GVcth0F82 D37nhg/65JZmO8Mi27yoM+qMgE7sC7pACjrprQR2EAsItgBnw0Th/k6zdx+SuZ4EFbTmuSBOuXdI/ Xx/ubX4VmAStGII+Iu1l5MKS8f09zHV7PO7Ftp+YY26DthGxLY78POi2EQCvXTuDOjqIdORfWQFOu M0EJYGwIWrXMSLVXh02Dmgv9gyFFwRBM+frpmkKNOqt5BvkCsCMCbPj3OBNs7QqIimjFVPgg33AHk u2axHOGBg3r68KRcQLsPlv3bxXtRjVlcAtYS5pYeGjmwyim5qhyJCL7MeDe5w2fULPNPSu7MG4K85 faxGo6jq2dez9tW3Qd5Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1o0W9o-000M9G-PM; Sun, 12 Jun 2022 22:34:08 +0000 Received: from mail-ed1-x531.google.com ([2a00:1450:4864:20::531]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1o0W8q-000LZ5-8S for linux-arm-kernel@lists.infradead.org; Sun, 12 Jun 2022 22:33:12 +0000 Received: by mail-ed1-x531.google.com with SMTP id v25so4995740eda.6 for ; Sun, 12 Jun 2022 15:33:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ragnatech-se.20210112.gappssmtp.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=5r2jX1NRw8l4yEIr0s6m6XSJvuObgjeUKX1+q07TNao=; b=rdWDY1+hudfr+zgnuNA3+YkHhlagP80qgytD0WEcFkdI5qiqoiDMREH1PoU4BmpSmD M2pLR2k7kKpDGTodghQlNMBrRlJolFT2DiWpbRZbTRpTif9/GN6jRpzM4TS4kJyhwqbR dQRyXpKYI3myDgxqk8V4dzGlV8yTCsnzEwXmicF5L8j5oATPDTNe2StlVCIM+GULF8L7 cnQS56adVO6m0pSsGfbhQ7Z4Fr8h/BdpwcOgzQvnPv+DrbKDXDuw0XGdHdVVYosdmqMQ CH+41GZQUbOm8il1A37ygsBYuCHZ4Z6xJVr0LhvoBhO1eqpjaIQPHN92mrk7ftXRjKgJ 7NRQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=5r2jX1NRw8l4yEIr0s6m6XSJvuObgjeUKX1+q07TNao=; b=CcQn0fK/zh1Lnv7LQt41QOy6GWW/rGP4ZENqwTitvUEIFLLbQoqqcwhBFPvJd3OQf5 147v5qUycLEBXXzVxpljpmFNHyWmDDX0LWiBq51Kf3ZxfOvtjKL4lRnVWAfRTLRn/VEX Wb8onPbLoFQGiL56UWMOH57SPP2FxJhImd5BP7ruda5yATEi6/OlfFVPfIHrNbdrbJCy dcHWGNNoSRWQRss0gB8iVmiuKG0VfS8qIVe1YG0r5Xpa+gytr6MXwb18funuc1Y86BoV uuYYSKU3y2JiUBtkoInPuZ44l+DGeNKHB7kIPt/eQE+0kBMCx+zo15/wfCVOqcrN6dhO OvFg== X-Gm-Message-State: AOAM530mavqL6F7jb5DOSemgRtsYFy7ndkVmYuD6Pt3es4yH8HBKjQmi FTU1UzYAH7AEecCELpY4cG9ekQ== X-Google-Smtp-Source: ABdhPJzGQEYW11h0DqLonLG3Aj17JpIBr8vvqZ3tME1FBmSzAi55bqNIuaTMSnBE98H5U1PpuVmMig== X-Received: by 2002:a05:6402:278d:b0:42e:d3d5:922e with SMTP id b13-20020a056402278d00b0042ed3d5922emr53014372ede.154.1655073186130; Sun, 12 Jun 2022 15:33:06 -0700 (PDT) Received: from bismarck.berto.se (p4fca22cf.dip0.t-ipconnect.de. [79.202.34.207]) by smtp.googlemail.com with ESMTPSA id e3-20020a056402104300b0042b5cf75d6esm3766559edu.97.2022.06.12.15.33.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 12 Jun 2022 15:33:05 -0700 (PDT) From: =?utf-8?q?Niklas_S=C3=B6derlund?= To: Rob Herring , Krzysztof Kozlowski , devicetree@vger.kernel.org Cc: Ray Jui , Scott Branden , bcm-kernel-feedback-list@broadcom.com, Shawn Guo , Li Yang , Sascha Hauer , kernel@pengutronix.de, Fabio Estevam , linux-imx@nxp.com, Wei Xu , Andy Gross , Bjorn Andersson , Heiko Stuebner , Nishanth Menon , Vignesh Raghavendra , Tero Kristo , linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-rockchip@lists.infradead.org, =?utf-8?q?Niklas_S=C3=B6derlund?= Subject: [PATCH 3/6] arm64: dts: freescale: Add missing space around properties Date: Mon, 13 Jun 2022 00:31:58 +0200 Message-Id: <20220612223201.2740248-4-niklas.soderlund+renesas@ragnatech.se> X-Mailer: git-send-email 2.36.1 In-Reply-To: <20220612223201.2740248-1-niklas.soderlund+renesas@ragnatech.se> References: <20220612223201.2740248-1-niklas.soderlund+renesas@ragnatech.se> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220612_153308_346394_16B59E09 X-CRM114-Status: GOOD ( 12.84 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add the missing space around properties before the typo spreads to other files. Signed-off-by: Niklas Söderlund --- arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 6 +++--- arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mm.dtsi | 8 ++++---- arch/arm64/boot/dts/freescale/imx8mn.dtsi | 8 ++++---- arch/arm64/boot/dts/freescale/imx8mp.dtsi | 8 ++++---- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 +- .../arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dtsi | 6 +++--- arch/arm64/boot/dts/freescale/imx8ulp.dtsi | 6 +++--- 8 files changed, 23 insertions(+), 23 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi index 92465f7776035a14..d4b719c8a0b93faf 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi @@ -120,13 +120,13 @@ pmu { }; gic: interrupt-controller@6000000 { - compatible= "arm,gic-v3"; + compatible = "arm,gic-v3"; #address-cells = <2>; #size-cells = <2>; ranges; - reg= <0x0 0x06000000 0 0x10000>, /* GIC Dist */ + reg = <0x0 0x06000000 0 0x10000>, /* GIC Dist */ <0x0 0x06040000 0 0x40000>; /* GIC Redistributor */ - #interrupt-cells= <3>; + #interrupt-cells = <3>; interrupt-controller; interrupts = ; diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi index a79f42a9618ec55f..3e335b4664980189 100644 --- a/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8-ss-conn.dtsi @@ -54,7 +54,7 @@ usdhc2: mmc@5b020000 { clock-names = "ipg", "per", "ahb"; power-domains = <&pd IMX_SC_R_SDHC_1>; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; status = "disabled"; }; diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index 1bf070473829244d..eb02244fa55441be 100644 --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi @@ -212,7 +212,7 @@ clk_ext3: clock-ext3 { clk_ext4: clock-ext4 { compatible = "fixed-clock"; #clock-cells = <0>; - clock-frequency= <133000000>; + clock-frequency = <133000000>; clock-output-names = "clk_ext4"; }; @@ -995,7 +995,7 @@ usdhc1: mmc@30b40000 { <&clk IMX8MM_CLK_USDHC1_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -1009,7 +1009,7 @@ usdhc2: mmc@30b50000 { <&clk IMX8MM_CLK_USDHC2_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -1023,7 +1023,7 @@ usdhc3: mmc@30b60000 { <&clk IMX8MM_CLK_USDHC3_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi index e41e1d56f980d511..130c6d90dd79bb4d 100644 --- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi @@ -212,7 +212,7 @@ clk_ext3: clock-ext3 { clk_ext4: clock-ext4 { compatible = "fixed-clock"; #clock-cells = <0>; - clock-frequency= <133000000>; + clock-frequency = <133000000>; clock-output-names = "clk_ext4"; }; @@ -941,7 +941,7 @@ usdhc1: mmc@30b40000 { <&clk IMX8MN_CLK_USDHC1_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -955,7 +955,7 @@ usdhc2: mmc@30b50000 { <&clk IMX8MN_CLK_USDHC2_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -969,7 +969,7 @@ usdhc3: mmc@30b60000 { <&clk IMX8MN_CLK_USDHC3_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi index d9542dfff83fba78..b2f4a5f1f73cbe15 100644 --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi @@ -195,7 +195,7 @@ clk_ext3: clock-ext3 { clk_ext4: clock-ext4 { compatible = "fixed-clock"; #clock-cells = <0>; - clock-frequency= <133000000>; + clock-frequency = <133000000>; clock-output-names = "clk_ext4"; }; @@ -903,7 +903,7 @@ usdhc1: mmc@30b40000 { <&clk IMX8MP_CLK_USDHC1_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -917,7 +917,7 @@ usdhc2: mmc@30b50000 { <&clk IMX8MP_CLK_USDHC2_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -931,7 +931,7 @@ usdhc3: mmc@30b60000 { <&clk IMX8MP_CLK_USDHC3_ROOT>; clock-names = "ipg", "ahb", "per"; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi index 49eadb081b19860e..0c74c2a4a40f7615 100644 --- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi @@ -94,7 +94,7 @@ clk_ext3: clock-ext3 { clk_ext4: clock-ext4 { compatible = "fixed-clock"; #clock-cells = <0>; - clock-frequency= <133000000>; + clock-frequency = <133000000>; clock-output-names = "clk_ext4"; }; diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dtsi index 144fc9e82da751c6..e3f161a10448e007 100644 --- a/arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qxp-colibri-eval-v3.dtsi @@ -38,17 +38,17 @@ rtc_i2c: rtc@68 { /* Colibri UART_B */ &lpuart0 { - status= "okay"; + status = "okay"; }; /* Colibri UART_C */ &lpuart2 { - status= "okay"; + status = "okay"; }; /* Colibri UART_A */ &lpuart3 { - status= "okay"; + status = "okay"; }; /* Colibri FastEthernet */ diff --git a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi index 09f7364dd1d05a11..ba281e689cf6ed26 100644 --- a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi @@ -331,7 +331,7 @@ usdhc0: mmc@298d0000 { clock-names = "ipg", "ahb", "per"; power-domains = <&scmi_devpd IMX8ULP_PD_USDHC0>; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -346,7 +346,7 @@ usdhc1: mmc@298e0000 { clock-names = "ipg", "ahb", "per"; power-domains = <&scmi_devpd IMX8ULP_PD_USDHC1>; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; }; @@ -361,7 +361,7 @@ usdhc2: mmc@298f0000 { clock-names = "ipg", "ahb", "per"; power-domains = <&scmi_devpd IMX8ULP_PD_USDHC2_USB1>; fsl,tuning-start-tap = <20>; - fsl,tuning-step= <2>; + fsl,tuning-step = <2>; bus-width = <4>; status = "disabled"; };