From patchwork Wed Nov 16 13:04:26 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Apurva Nandan X-Patchwork-Id: 13045209 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 413FBC4332F for ; Wed, 16 Nov 2022 13:24:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=4LNL/yilikK7iA90sU7cMJ6TUnc1vfLC/Tn3hISPD+8=; b=NI01Mk7HmXmcrQ oj7KN1+Lv0okzd2I2V4/uEqsFuc/W9T+vTOnWMc8DIWiiSC9CYgvQIKi7o1UaJ4/5Yewi2snTVDBx F/wzCNp7UCcRxug5Ju0aE5keUifwS6NIk9q/Odv1QdEBY7fSMh4wTz9d4HwT+6a8pKDKB2fJWU6O+ Q8YhT4LbcWzhHOgvs0yoivVoU11Ozw4GwAb9qFej8So2L4audYMqMjwbHMq0szCTi6DvDynk6ijiK qshMr4hTG+Udk7pWk0oVT4eoBDGf1I4NWwLskiQdOVp2ANhjlp+NKeuEVB4UGgESmPAh0JhwCtfYL rn5P7csaYOvWkZCSS20g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1ovINQ-003qlR-2V; Wed, 16 Nov 2022 13:22:52 +0000 Received: from desiato.infradead.org ([2001:8b0:10b:1:d65d:64ff:fe57:4e05]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ovINO-003qW8-CO for linux-arm-kernel@bombadil.infradead.org; Wed, 16 Nov 2022 13:22:50 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=desiato.20200630; h=Content-Type:Content-Transfer-Encoding :MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From: Sender:Reply-To:Content-ID:Content-Description; bh=7lTAi+eJbFQyMeeKRRb322Yt1U5PQopOfqwnXQpIsGI=; b=Glxfl1wCe+G4G+SzY5NsKLkQsr RK4KZzJA7y3A+gdIZXT0F04seyK5F8cmRKnh5ahYQLMT4HDhXRmWTANGBdJLttQNxpwCi+tLqb6DH aIL+LIWCl/5f1IfUgMdauahaBg8bs4PIiA8T2XB6c8JEq6V2O+UDEU1o5wZvQpcKYope2kgRQg69B jf5Avxj6+yQZRNkQPTS/XLJbqvZu5IGb3dH4zObFWtApDilf06bxmUuk4AxwIUWFgqUc52+veN/te z3jWHSB61RaqjbHlGjgn8JMCE/GKVLvZBMfT8t5QciU5pw0lfNPKHl/+1segJ3OGvzYmg3J8sdfoM DWHhMqQw==; Received: from lelv0142.ext.ti.com ([198.47.23.249]) by desiato.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1ovI5x-001KVn-Ml for linux-arm-kernel@lists.infradead.org; Wed, 16 Nov 2022 13:04:51 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 2AGD4epG075531; Wed, 16 Nov 2022 07:04:40 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1668603880; bh=7lTAi+eJbFQyMeeKRRb322Yt1U5PQopOfqwnXQpIsGI=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=eX4NBDbxxMtJjMv6BLGke2W5qSEC3SORph9RsHZAY6NU2ICi76PMjlZAzwOs107o+ 2ooPueWQmrCW7Z+DAxHow4/NHrxz3c1wBQezoZGi1Iq1dxD37DP2DOJjZwgPNz6GJb cJ5ezA2WmymbLverbTojoIzO6qwOJQOCqYAzy/fg= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 2AGD4e52043585 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 16 Nov 2022 07:04:40 -0600 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6; Wed, 16 Nov 2022 07:04:40 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.6 via Frontend Transport; Wed, 16 Nov 2022 07:04:40 -0600 Received: from LT5CD112GSQZ.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 2AGD4Tbb121231; Wed, 16 Nov 2022 07:04:36 -0600 From: Apurva Nandan To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Linus Walleij , , , , CC: Apurva Nandan , Hari Nagalla Subject: [PATCH v3 2/4] dt-bindings: pinctrl: k3: Introduce pinmux definitions for J784s4 Date: Wed, 16 Nov 2022 18:34:26 +0530 Message-ID: <20221116130428.161329-3-a-nandan@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221116130428.161329-1-a-nandan@ti.com> References: <20221116130428.161329-1-a-nandan@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221116_130450_057130_0E2A36B9 X-CRM114-Status: GOOD ( 12.16 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add pinctrl macros for J784s4 SoC. These macro definitions are similar to that of J721s2, but adding new definitions to avoid any naming confusions in the soc dts files. checkpatch insists the following error exists: ERROR: Macros with complex values should be enclosed in parentheses However, we do not need parentheses enclosing the values for this macro as we do intend it to generate two separate values as has been done for other similar platforms. Signed-off-by: Hari Nagalla Signed-off-by: Apurva Nandan Acked-by: Rob Herring Acked-by: Linus Walleij --- include/dt-bindings/pinctrl/k3.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/include/dt-bindings/pinctrl/k3.h b/include/dt-bindings/pinctrl/k3.h index 54df633f9bfe..6bb9df1a264d 100644 --- a/include/dt-bindings/pinctrl/k3.h +++ b/include/dt-bindings/pinctrl/k3.h @@ -47,4 +47,7 @@ #define J721S2_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode)) #define J721S2_WKUP_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode)) +#define J784S4_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode)) +#define J784S4_WKUP_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode)) + #endif