From patchwork Fri Jul 28 10:24:14 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Varshini Rajendran X-Patchwork-Id: 13331638 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0CCCBC001DE for ; Fri, 28 Jul 2023 10:25:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:To :From:Reply-To:Cc:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=x6GNJFZb5qn8HpLv8CvN3HAVMr2AZvPNYlu57STY/0w=; b=mSMhrU28f4vq1U OWpSKzGReaokqmLp91zJarnSxs63k1K/ybL4BkmK4z5se0+Yhc/1dZYXATZWR9QN0ZsoJCk2FnrzN za8rvL6R6MRbQPuf4PYn9CBTrV462X2e75GWPi4PkrHh/56zLLXJVed8TC6cgOVQRsXLUaHLlTnnE fJW4ODkEdQV2QqGDUn/26TLkpLXrC5VloCrxirplmIywyaeSon/8zsU0gTtWsnOTPVADKR9Z3MVSP uGALdyHqBvlBUMOrxUixtTCUIbaO6Ir2rySh6QL5Ws/xQ5nXJ/rGeXMniZ6amhgcAqSZuoJyG70AG EhF+K4LEHI0RWra0Rbmg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qPKeH-002v8j-0c; Fri, 28 Jul 2023 10:24:41 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qPKdy-002usw-0J for linux-arm-kernel@lists.infradead.org; Fri, 28 Jul 2023 10:24:23 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1690539863; x=1722075863; h=from:to:subject:date:message-id:mime-version: content-transfer-encoding; bh=/3sXIUPjzYrz/PmPsWKLYQve9I+U2VFy5X/CCNE/2wE=; b=2B++US1MGxIFdiriPYGn6iOQ8IJYJ9kUApmJmfy8/M+H6r1uyNGkAmYv Iw3FOlPvKs98svpluGYIsyK/W3U9fmke08BEBkjTbrC0MROLLPv0GUI2V 7mU/x7AtNSBUcEiU4OzT3/+N3fJi/RPrGirk4MSnDfBz32b2c92mrkm7H 9TOeFJT3PtUFvInFLbET8TpFlurvrRwk7jOOtge/Jczs1xAR/OV/atD9B cD9Nvv224x7QCzOmnLoqbZLcVb5Q0ZXEy6+rRBtqIhcYS2V3PfDcLQcHA 5U0Mq5I91dq/pNFomnRX9nse2ccTK+rg2hO3ZDv0QDkfvaaEwjxkp1HjH g==; X-IronPort-AV: E=Sophos;i="6.01,237,1684825200"; d="scan'208";a="226622800" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 28 Jul 2023 03:24:22 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Fri, 28 Jul 2023 03:24:21 -0700 Received: from che-lt-i67070.amer.actel.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Fri, 28 Jul 2023 03:24:17 -0700 From: Varshini Rajendran To: , , , , , , , , , , Subject: [PATCH v3 08/50] dt-bindings: atmel-sysreg: add sam9x7 Date: Fri, 28 Jul 2023 15:54:14 +0530 Message-ID: <20230728102414.265666-1-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230728_032422_168108_706DD278 X-CRM114-Status: UNSURE ( 8.56 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add RAM controller & SFR DT bindings. Signed-off-by: Varshini Rajendran Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/atmel-sysregs.txt | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt index 67a66bf74895..1339298203c6 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -11,7 +11,8 @@ PIT Timer required properties: shared across all System Controller members. PIT64B Timer required properties: -- compatible: Should be "microchip,sam9x60-pit64b" +- compatible: Should be "microchip,sam9x60-pit64b" or + "microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b" - reg: Should contain registers location and length - interrupts: Should contain interrupt for PIT64B timer - clocks: Should contain the available clock sources for PIT64B timer. @@ -31,7 +32,8 @@ RAMC SDRAM/DDR Controller required properties: "atmel,at91sam9g45-ddramc", "atmel,sama5d3-ddramc", "microchip,sam9x60-ddramc", - "microchip,sama7g5-uddrc" + "microchip,sama7g5-uddrc", + "microchip,sam9x7-ddramc", "atmel,sama5d3-ddramc". - reg: Should contain registers location and length Examples: @@ -63,6 +65,7 @@ required properties: "atmel,-sfrbu", "syscon" can be "sama5d3", "sama5d4" or "sama5d2". It also can be "microchip,sam9x60-sfr", "syscon". + It also can be "microchip,sam9x7-sfr", "microchip,sam9x60-sfr", "syscon". - reg: Should contain registers location and length sfr@f0038000 {