Message ID | 20230728102811.266759-1-varshini.rajendran@microchip.com (mailing list archive) |
---|---|
State | New, archived |
Headers | show
Return-Path: <linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org> X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 40E92C00528 for <linux-arm-kernel@archiver.kernel.org>; Fri, 28 Jul 2023 10:28:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=UHdZVERCF0SXEQptHfyNvVn+8R1uYhgTxXeUcHjb0Ho=; b=G9HR4GMjzxwPRS L4AOlg79VjAXrOSfi+LWH9BXRsnUgmp2/Hm/iE18xYY+d+i5suBalKPokEHMHiRyE+RkPPrb3FNgW LbAYnVgl7UncUH/fnhObE7nQ0BBWyDy+jyF2Emr1W64TA78Z6T69wcNsZaEfT+mUjEOGHOU4BnC2Z bfe237FOFWCtnPSGAJ54hvDkloDSxCR7VV1Wwty0w0KhQ15wy4JSYYZJhfXpCU63d6HWbpn+8r5Jx rDUKu3poSxGshymT5Cp8eYt5KBArjHzVXRGSWYsWO9aIs9pGfUK6XdMsUzh3sdQwWyMxJ96JU+82k +PqtPw8ldm0tZVDIoCkA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qPKi4-002xMU-2h; Fri, 28 Jul 2023 10:28:36 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qPKhv-002xI1-0w for linux-arm-kernel@lists.infradead.org; Fri, 28 Jul 2023 10:28:28 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1690540108; x=1722076108; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=l613YqgfVuGo3pS10BGjJIxh4OsrJCawGN17F2E8C7Q=; b=XcPYmEe9dTuaCQ7Xi0fcG72TmvKtUuvtKPMG6ZOrzzrhMMedJhE83dz5 aXmVd/PEwF4oXy79hwNFWDaLL7V9QWc+u66mDyJXb3U70Db2F5NNzZdLJ MNlHFukNVv4ghaRouAXkji+Roy1F2Z+Qd7PTn8Gxe83Jjs6NKIrol1ieF 8eDFjIiA34YUZ6ny0UiZy6ZJFL4/kKG6vnX/8nodIMBUi4arPgbezPV6N aNuO23TC9hHd8q8JExCRUHMWGxAFlVmLHH0wEm82jxkPu/icWUmGOrOYu taBJU1G+nH8lTU6MmZmlsWAssx5YsU+4Q92sImzHyDo03JCzkgfKvGjDo g==; X-IronPort-AV: E=Sophos;i="6.01,237,1684825200"; d="scan'208";a="226623323" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 28 Jul 2023 03:28:27 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Fri, 28 Jul 2023 03:28:18 -0700 Received: from che-lt-i67070.amer.actel.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Fri, 28 Jul 2023 03:28:14 -0700 From: Varshini Rajendran <varshini.rajendran@microchip.com> To: <tglx@linutronix.de>, <maz@kernel.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@microchip.com>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org> CC: <varshini.rajendran@microchip.com> Subject: [PATCH v3 29/50] dt-bindings: irqchip/atmel-aic5: Add support for sam9x7 aic Date: Fri, 28 Jul 2023 15:58:11 +0530 Message-ID: <20230728102811.266759-1-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230728_032827_353249_77615815 X-CRM114-Status: GOOD ( 12.37 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: <linux-arm-kernel.lists.infradead.org> List-Unsubscribe: <http://lists.infradead.org/mailman/options/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe> List-Archive: <http://lists.infradead.org/pipermail/linux-arm-kernel/> List-Post: <mailto:linux-arm-kernel@lists.infradead.org> List-Help: <mailto:linux-arm-kernel-request@lists.infradead.org?subject=help> List-Subscribe: <http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>, <mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe> Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org> Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org |
Series |
[v3,01/50] dt-bindings: microchip: atmel,at91rm9200-tcb: add sam9x60, sam9x7 compatible
|
expand
|
On 28/07/2023 12:28, Varshini Rajendran wrote: > Document the support added for the Advanced interrupt controller(AIC) > chip in the sam9x7 SoC family. > > Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> > --- Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Best regards, Krzysztof
diff --git a/Documentation/devicetree/bindings/interrupt-controller/atmel,aic.txt b/Documentation/devicetree/bindings/interrupt-controller/atmel,aic.txt index 7079d44bf3ba..5fb9366c94a1 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/atmel,aic.txt +++ b/Documentation/devicetree/bindings/interrupt-controller/atmel,aic.txt @@ -4,7 +4,7 @@ Required properties: - compatible: Should be: - "atmel,<chip>-aic" where <chip> can be "at91rm9200", "sama5d2", "sama5d3" or "sama5d4" - - "microchip,<chip>-aic" where <chip> can be "sam9x60" + - "microchip,<chip>-aic" where <chip> can be "sam9x60" or "sam9x7" - interrupt-controller: Identifies the node as an interrupt controller. - #interrupt-cells: The number of cells to define the interrupts. It should be 3.
Document the support added for the Advanced interrupt controller(AIC) chip in the sam9x7 SoC family. Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> --- .../devicetree/bindings/interrupt-controller/atmel,aic.txt | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)