From patchwork Wed Aug 9 14:47:05 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jai Luthra X-Patchwork-Id: 13348109 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3F146C04E69 for ; Wed, 9 Aug 2023 14:48:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:CC:To:In-Reply-To:References:Message-ID :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=s5SpK44izYVsFIFsH4G83Ri0gIjDRWb+b6LkZqFt0DI=; b=o5BdINd5B6WiEL M2XWebDX/tcVvnGwFVnMMJOBidXqgYwLG+Wn9xYcoDLyK4FYH3LU+Vcpiix5diN1PessTRUWOzeAw TiB9gHn61TxhIMopF3mhtQ29/X0/Q63hFYpJFADrI6qFZXqeOGUBoXugp1bwh6yuTIFSYlsjO290b vXblZaknE8dTVPlAFvi5AO1DIM+CgYHSZLE/Ay8FSRH5NG6z/qIdfXwh1tOumhQ/VOrfmegdojZmp S3pVVqUIz5CV9SzgsT7rFwtNFqy5jzWNVr+y7vuR8qoUhGnzvt7uFD9f8kti+ELSVg+gb2pw0w0Hu /jIGS6XK1r40lR8Bk5NQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qTkTl-005Dsd-38; Wed, 09 Aug 2023 14:48:05 +0000 Received: from lelv0143.ext.ti.com ([198.47.23.248]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qTkTf-005Do6-22 for linux-arm-kernel@lists.infradead.org; Wed, 09 Aug 2023 14:48:00 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 379EluQO075453; Wed, 9 Aug 2023 09:47:56 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1691592476; bh=YJ6CAHBWMpjQ9JZLQq2WZQGFtlDCZBggbxrJy0wkvys=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=omabc2859s6MgX9SKnbNI7kH533sB1NuREXoXVHdY5ok2ZHX88mdRZYS8w2Bm52M/ jaJy6MosAQ8D2r3c1YX0I50thl6bLMYJ//PAzLm9B2elukKPBUJrcnKtg9G6Qhrx99 pji0VMvq+9qa5Q/1FFc9/Nhq6BPT55Ka4YFrDafg= Received: from DLEE100.ent.ti.com (dlee100.ent.ti.com [157.170.170.30]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 379EluWa022956 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 9 Aug 2023 09:47:56 -0500 Received: from DLEE111.ent.ti.com (157.170.170.22) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 9 Aug 2023 09:47:55 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 9 Aug 2023 09:47:55 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 379EltaX036909; Wed, 9 Aug 2023 09:47:55 -0500 From: Jai Luthra Date: Wed, 9 Aug 2023 20:17:05 +0530 Subject: [PATCH v5 4/6] arm64: dts: ti: k3-j784s4-evm: Fix interrupt ranges for TPS6594 PMIC MIME-Version: 1.0 Message-ID: <20230809-tps6594-v5-4-485fd3d63670@ti.com> References: <20230809-tps6594-v5-0-485fd3d63670@ti.com> In-Reply-To: <20230809-tps6594-v5-0-485fd3d63670@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Esteban Blanc , , , , , X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=946; i=j-luthra@ti.com; h=from:subject:message-id; bh=lVTkp0occe1u5PjXOpY9HPUxvXrGy5ifWyibV8zxXk0=; b=owEBbQKS/ZANAwAIAUPekfkkmnFFAcsmYgBk06cY4XC70qYfbRwNR4eHpXUnSJHrpmS8nEGMu y1qA11CS8eJAjMEAAEIAB0WIQRN4NgY5dV16NRar8VD3pH5JJpxRQUCZNOnGAAKCRBD3pH5JJpx RWP9EAC9yUT6J+PLRBb4OzmzWLK6km+veF1wCFf967a+WIhskBlYpyIAWsbTxeOfHQmKpZ/yoGF bl1Gi525VSapO9AveF1Qq67mJkEuvUvtFBVojbI7Y0ZorgF1SV6qqMHAeSiorcnE475f+UgTbEZ aFuKXBaMatm9FRn+TPUxdPNslam9c0ACFsDXDji6sLNwuN98CbOmdISC0++NTxag4qwHl1Re208 WcZ42uFTBcycxJN5bcJlTau09BYjVxMJLuSb1D7rxUujv+KSmTwi9Jdsni+pnpIyZ479WA+Tmb3 7Ys91gQDrkGx0Qp8ur8xPyAx15yieg3k9LV6+Cfkogvj7g2Xv0tJ8EG0/tgrNzMgzeoo/+Xt6Hf gvYkOuMiKeVAxL3Ox78+sDvuAbdXHqIY62LQITkLPFk2C3sdZUm8G/hFGOVDMGl1JrPOs5WURS7 ZEtG+4eJpQ5F2sPHUax+2baMZDihuuIkGV1bbRY6S76m6LAp7OGbr7P4LFI8wK5trscYeHXwZju MlMiGP7OoBY++WqX6sVDUUxIuTgqukJJbS2C7Yi15dtaLsaxOmdKeiErMrepqOa1ck63tMkUgS2 Gvlnf03BLRBYYML/rhoQk92sJ0LsJ61Y4kYT211cg/98qkFPAozUkZ+4DtdOYX2UFIvYSd+94i9 abMPQijo3FeUcBw== X-Developer-Key: i=j-luthra@ti.com; a=openpgp; fpr=4DE0D818E5D575E8D45AAFC543DE91F9249A7145 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230809_074759_749169_D695D5DB X-CRM114-Status: GOOD ( 12.69 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Apelete Seketeli This patch fixes the interrupt range for TPS6594 PMIC on MCU/WAKEUP domain for RTC peripheral. Signed-off-by: Apelete Seketeli Signed-off-by: Esteban Blanc Signed-off-by: Jai Luthra --- arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi index 740ee794d7b9..77a45f97e28b 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi @@ -107,7 +107,7 @@ wkup_gpio_intr: interrupt-controller@42200000 { #interrupt-cells = <1>; ti,sci = <&sms>; ti,sci-dev-id = <177>; - ti,interrupt-ranges = <16 928 16>; + ti,interrupt-ranges = <16 960 16>; }; /* MCU_TIMERIO pad input CTRLMMR_MCU_TIMER*_CTRL registers */