From patchwork Sat Nov 25 14:17:30 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 13468527 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6EA61C0755A for ; Sat, 25 Nov 2023 14:18:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References:Message-Id :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=zQu0gwfXr+OJiY50osT7BWg5XRAdAhMWZmk99O8Zc5o=; b=cc/ajcOekVIpBU RF1C1/S3CysN7SzyyhtmC6AOYaW57IQYJbXt/FzjIAy7pHyPbu/RXyKWrgcedLLl0mp9HVX3mPYSW beRpA1r/378IScYWZaNtrtVjquPnvgD/aRFsKtzzlBuvM99tptinZakKcYVyNlM2DHI6dmkticWk2 BTY/BmgjRgs2GreM/E7dzSRRR/rnPsZ1jUbMj7XH4p3+3MIW0fv0KVCNq16m2x9S1TG0NQwHAFXpN +nNu4y5SK4IbqBwKpbEMbjw9HKS2IdIQBwmLS8TH6OiuIOHcPcZ93hK3R3OU1luPhv/qFGkDkHxES wmYPyLjL3Jkp711AIUiQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1r6tTw-009K7P-1V; Sat, 25 Nov 2023 14:18:04 +0000 Received: from mail-ej1-x635.google.com ([2a00:1450:4864:20::635]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1r6tTh-009JyG-2K for linux-arm-kernel@lists.infradead.org; Sat, 25 Nov 2023 14:17:51 +0000 Received: by mail-ej1-x635.google.com with SMTP id a640c23a62f3a-a00191363c1so412507666b.0 for ; Sat, 25 Nov 2023 06:17:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1700921867; x=1701526667; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=mLrIlTcrfNZmEHwR1vKQ7waqjNZmvK/fvwshiqcqRAo=; b=xuVURWDl6/0RjAMfgkkDm5QoJRPa6DwPfvEQUP/HxFBTGtBCv3gomHzdpycMmHAs6N er/gvmNjVYgyM/j9lC0u8sdpUSxguTfwyhSahaUoWr2MYFQ5p3V5Rt2hk6xLqSmsWEUb VbZtzklacocnglAemx1JhnxG7HD/J5eILNspZWvyLD+/BZRcHlYcc81RL+WXyC7WiGpf 13B7CkMa9rVyl9Q9HX5Z9+M6e2xatrp1scW+Hpg604nJAMQ6C8FOz7G0cCQ6PT8cXqL8 eyBwy4LGpiCBcX+iXOzq5je/9LHndrH6URLfCFQ1HhB8GQpWxBCuLuGpjDMZUKxbYYxr L97Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1700921867; x=1701526667; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=mLrIlTcrfNZmEHwR1vKQ7waqjNZmvK/fvwshiqcqRAo=; b=j64IFYXzbcF9loT3DqQYTx+/1Jq0KE8nMS1z0khkaaHWnC1BDRZBpvFGLq07EGCA9b zfISOcDuYREdXmuC+FGD9X1ajytYAiNLcSoLntJpMNBEr69izEuBf3mMo1nivMvBpeJy jvNoSw5O0fQvyDVkSMEP4m/oXaMXDmuX/OFy2QGW0iON7vQiMqjh7Ne5XM22XBcdZtg9 DT74a5i+unobTpr6lJ/+gvR7RpTwhpZHhEdcXkvQk0HQ8D1Pj7vVKqZJQdcrogcGGQEe pvs+tgyi5LQqrPXFbrFxgVfdJezIwfMu7r3c8o+UjUwUzIEo3cXO/vNrek1BpvpQQRXb JIFg== X-Gm-Message-State: AOJu0Ywv4tpnhy0HrtVZNatVnKURGfkOKtwe0wKO8oW6TSvkOb/UmE+M d1p+RXaxwYR7BbiebJ/zdzkXcw== X-Google-Smtp-Source: AGHT+IHy8KiePOZBp8lIAsCOZSPCZfjYQvCkrTWRBfU0HFRyq1+TOhdthnHNQZRG532gJ6TOTfvz5A== X-Received: by 2002:a17:907:3c23:b0:a02:3f1e:57e8 with SMTP id gh35-20020a1709073c2300b00a023f1e57e8mr3984306ejc.36.1700921867257; Sat, 25 Nov 2023 06:17:47 -0800 (PST) Received: from [10.167.154.1] (178235187180.dynamic-4-waw-k-2-3-0.vectranet.pl. [178.235.187.180]) by smtp.gmail.com with ESMTPSA id 19-20020a170906319300b00992b8d56f3asm3500345ejy.105.2023.11.25.06.17.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 25 Nov 2023 06:17:46 -0800 (PST) From: Konrad Dybcio Date: Sat, 25 Nov 2023 15:17:30 +0100 Subject: [PATCH 02/12] dt-bindings: display: msm: Add reg bus and rotator interconnects MIME-Version: 1.0 Message-Id: <20231125-topic-rb1_feat-v1-2-11d71b12b058@linaro.org> References: <20231125-topic-rb1_feat-v1-0-11d71b12b058@linaro.org> In-Reply-To: <20231125-topic-rb1_feat-v1-0-11d71b12b058@linaro.org> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , David Airlie , Daniel Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Loic Poulain , Bryan O'Donoghue , Andy Gross , Bjorn Andersson , Krzysztof Kozlowski , Georgi Djakov , Will Deacon , Robin Murphy , Joerg Roedel , Krishna Manikandan , Robert Marko , Das Srinagesh Cc: Marijn Suijten , Rob Herring , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1700921858; l=1875; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=AFFsjfQ/BWb6zbEE2kIE5M6+YBHmlQ+rokF2C+2Kd04=; b=Ko21H+lWGGl59y8qJsZ+LTUw0AWkhTziUlqwg4+lQP0Zq18rNp2fD1omovB6ZeBmhVmjSNMTp wKdjaAGzz5nAy1P3zo5fSusiUSJLqx/3Pre4Gi7Q7gCCuziLVKdW0lH X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231125_061749_760276_1871ABF2 X-CRM114-Status: GOOD ( 12.65 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Apart from the already handled data bus (MAS_MDP_Pn<->DDR), there are other connection paths: - a path that connects rotator block to the DDR. - a path that needs to be handled to ensure MDSS register access functions properly, namely the "reg bus", a.k.a the CPU-MDSS CFG interconnect. Describe these paths bindings to allow using them in device trees and in the driver Signed-off-by: Dmitry Baryshkov [Konrad: rework for one vs two MDP paths] Signed-off-by: Konrad Dybcio Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/display/msm/mdss-common.yaml | 18 ++++++++++++++---- 1 file changed, 14 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/display/msm/mdss-common.yaml b/Documentation/devicetree/bindings/display/msm/mdss-common.yaml index f69196e4cc76..c6305a6e0334 100644 --- a/Documentation/devicetree/bindings/display/msm/mdss-common.yaml +++ b/Documentation/devicetree/bindings/display/msm/mdss-common.yaml @@ -61,17 +61,27 @@ properties: ranges: true + # This is not a perfect description, but it's impossible to discern and match + # the entries like we do with interconnect-names interconnects: minItems: 1 items: - description: Interconnect path from mdp0 (or a single mdp) port to the data bus - description: Interconnect path from mdp1 port to the data bus + - description: Interconnect path from CPU to the reg bus interconnect-names: - minItems: 1 - items: - - const: mdp0-mem - - const: mdp1-mem + oneOf: + - minItems: 1 + items: + - const: mdp0-mem + - const: cpu-cfg + + - minItems: 2 + items: + - const: mdp0-mem + - const: mdp1-mem + - const: cpu-cfg resets: items: