From patchwork Thu Feb 22 03:02:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sam Protsenko X-Patchwork-Id: 13566723 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 1411DC48BEB for ; Thu, 22 Feb 2024 03:05:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=JNFxzj2ASbO6fSzPuwS9WClyuwaoFGV8owkHog+U02g=; b=lqI2w6XOjn9Uti YQ2nqrVhR8FzlI1lQFYIFR6ChgtySkneZh0DVHPb2YH2GMRrOrX8AzgSHYhZKwzzL/8cx78pLyfmp RzmcPDbTeel/J/T5mwLfoKeOwa9tGAy1OQ3XYsRxumwhKwWdIu4uRH972j6ggLr+xZuGYCwG6UPnK uStNnDyNRBi5MS2YXKDoGcupQzvWhUHsyuyhI8vAq3hUaUReu7IiFDSgveaDvl2Q0a2Eg64sqt6xB 92GZsln9IiEDOKsCDpFauTxzOMRBhhWLWCuNJK47T2JsAYStUKb36wLHzpqhN2J1OMnOEhnRtxSGb 4FF+EAdEOgjjb0pjK6bw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rczOQ-00000003Jz7-2IgB; Thu, 22 Feb 2024 03:05:02 +0000 Received: from mail-oi1-x22c.google.com ([2607:f8b0:4864:20::22c]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rczMI-00000003Ikz-0hY4 for linux-arm-kernel@lists.infradead.org; Thu, 22 Feb 2024 03:02:51 +0000 Received: by mail-oi1-x22c.google.com with SMTP id 5614622812f47-3bbbc6b4ed1so5415913b6e.2 for ; Wed, 21 Feb 2024 19:02:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708570968; x=1709175768; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=grJN+AzJeONYxPFqwVKM9Uij+OT9i/pLW+mGEwKkNHk=; b=vsJbVQI+/XDmKzhuUJyA1gEDOUbO8WyRHytAvm2ofkidlIaIUfOwCo1NdFbVJjgfPs +WqnGqbPvWf8h1ZAssj4z+XBJxPXTvEK49zPa1/nq+j8srOuIQCgYCQNjwVM+dbbvMsK z4j5ZPQ/GG33RW3yUBrkQlaFHvRy37Jou1eJ666w/7+gXlNithsn7AryeM5syHWcoZd0 2Lj8RNMVNDc9B+a+GB0MczZv1QbFtJDSpzmeraw9VGe5C6W0o96Dsn4jcJ7uVChLdR0b 3WzKjnsOyQbKUJabFS4vQKqktEFZ7ZMkTRUwT8ieqc06c9YN4bN/rE7bMopEAATqeL28 znvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708570968; x=1709175768; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=grJN+AzJeONYxPFqwVKM9Uij+OT9i/pLW+mGEwKkNHk=; b=CeXU/QNy8C8ThsolzcAOKkd9ViBDcjNn06qkdUHUcmYKvLUGebG1EW/D1Bagonb9AD BqsvS5zPBvJAkJ4g7Fd16bzIS1CH/d6gyVASwQwTrsy7CkLoRb19M6BitTij5nRISVS/ W40SaFB7Ybwh0tF77y/zkejs9YnUsTGsZP4znEFuCG5tmLvzvz5+42TvWwjK2OVFm5n9 RmYwgRA5fIKaDW930Lml+DAk/DMba37Z8+aJhFD7oM6EgGv0zMnIJA12mMxOuTh4yIr3 j0ecEvEjskZd7JCyq8Z38vpa9hlPcLpArEyn3Ium/NZ36lb142/NWHtNi8VitvRH8tGu UEag== X-Forwarded-Encrypted: i=1; AJvYcCVDVATAY6b46qRQ6YOK0xE+MgrYLewD5gEO8H0sB02p0GK6NRvWsHsCueH+KaRUsOzv+yirVl0Ix2qPaBUZkAoZTNr7NAOwIHe0o8pKL6OXzWqJ+rU= X-Gm-Message-State: AOJu0YwlHDOI36baf08GqOECCEvHnqEHsFdKRk+OauUv1DAWk9CSOVQT XJra5NihlrorpiQCHYTE7hxLRgaM/ZIO1fV5wgCKtvwOfP28CZikgjYPGOY44IE= X-Google-Smtp-Source: AGHT+IHrF5e0wG7OyXIrS2TJJWIdex+esm8ZSi5i1AGtQTA2hm3QzTV/2zJRMkDX0FoZBhRVH6mnVw== X-Received: by 2002:a05:6808:30a6:b0:3c1:6008:1c64 with SMTP id bl38-20020a05680830a600b003c160081c64mr10012978oib.54.1708570968752; Wed, 21 Feb 2024 19:02:48 -0800 (PST) Received: from localhost ([136.62.192.75]) by smtp.gmail.com with ESMTPSA id u19-20020a056808001300b003c14520c78csm1794653oic.54.2024.02.21.19.02.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Feb 2024 19:02:48 -0800 (PST) From: Sam Protsenko To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi Cc: Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley , Tomasz Figa , linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 15/15] arm64: dts: exynos: Add CPU clocks for Exynos850 Date: Wed, 21 Feb 2024 21:02:35 -0600 Message-Id: <20240222030235.27815-16-semen.protsenko@linaro.org> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240222030235.27815-1-semen.protsenko@linaro.org> References: <20240222030235.27815-1-semen.protsenko@linaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240221_190250_269549_5B17B320 X-CRM114-Status: GOOD ( 12.23 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Define CPU cluster 0 and CPU cluster 1 CMUs, which generate CPU clocks, and add corresponding CPU clocks to CPU nodes. Signed-off-by: Sam Protsenko --- Changes in v2: - Add "for Exynos850" part to the commit title arch/arm64/boot/dts/exynos/exynos850.dtsi | 26 +++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/exynos850.dtsi b/arch/arm64/boot/dts/exynos/exynos850.dtsi index 2ba67c3d0681..0706c8534ceb 100644 --- a/arch/arm64/boot/dts/exynos/exynos850.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos850.dtsi @@ -93,6 +93,8 @@ cpu0: cpu@0 { compatible = "arm,cortex-a55"; reg = <0x0>; enable-method = "psci"; + clocks = <&cmu_cpucl0 CLK_CLUSTER0_SCLK>; + clock-names = "cluster0_clk"; }; cpu1: cpu@1 { device_type = "cpu"; @@ -117,6 +119,8 @@ cpu4: cpu@100 { compatible = "arm,cortex-a55"; reg = <0x100>; enable-method = "psci"; + clocks = <&cmu_cpucl1 CLK_CLUSTER1_SCLK>; + clock-names = "cluster1_clk"; }; cpu5: cpu@101 { device_type = "cpu"; @@ -254,6 +258,28 @@ cmu_peri: clock-controller@10030000 { "dout_peri_uart", "dout_peri_ip"; }; + cmu_cpucl1: clock-controller@10800000 { + compatible = "samsung,exynos850-cmu-cpucl1"; + reg = <0x10800000 0x8000>; + #clock-cells = <1>; + + clocks = <&oscclk>, <&cmu_top CLK_DOUT_CPUCL1_SWITCH>, + <&cmu_top CLK_DOUT_CPUCL1_DBG>; + clock-names = "oscclk", "dout_cpucl1_switch", + "dout_cpucl1_dbg"; + }; + + cmu_cpucl0: clock-controller@10900000 { + compatible = "samsung,exynos850-cmu-cpucl0"; + reg = <0x10900000 0x8000>; + #clock-cells = <1>; + + clocks = <&oscclk>, <&cmu_top CLK_DOUT_CPUCL0_SWITCH>, + <&cmu_top CLK_DOUT_CPUCL0_DBG>; + clock-names = "oscclk", "dout_cpucl0_switch", + "dout_cpucl0_dbg"; + }; + cmu_g3d: clock-controller@11400000 { compatible = "samsung,exynos850-cmu-g3d"; reg = <0x11400000 0x8000>;