From patchwork Fri Apr 12 04:11:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Charlie Jenkins X-Patchwork-Id: 13626800 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E2680C4345F for ; Fri, 12 Apr 2024 04:14:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References:Message-Id :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Q5K5gGAOZ5MYTdymWUApY5Quls+Ed2qW0BmoN/YWaq4=; b=noIwIIoK0KCUCN UGy/+NUKWognJgACLXPEzWZngySPNOvWoOs411tpifyzWMqDSaT/B7TDuxokurPzaEo5grsiP1rMa rvTc37EP9LkxAtkb0ET27t9tDi5x4tv3iT11NL/U2sU4yfOSFX4fkg241OEtpFqYWYWn0BMyHwISZ s1HIk6K3Vk/YU667hqAbKrSSF57Z5IitP6yRb/QrE7zF0ziNduaUZisWNreQyHZUoBP6x+v7+Ghk9 rLuE6kPVO7DBCl2aDyVwasP/BQ19pErWlMMuawhyzyHH/blokHn064BiSrus9WLtY4iAylsA3yoHg BYdzqooMOElKuIUMqaKg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rv8IU-0000000FC2d-14y5; Fri, 12 Apr 2024 04:13:54 +0000 Received: from mail-pf1-x434.google.com ([2607:f8b0:4864:20::434]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rv8GM-0000000FA9s-1Eym for linux-arm-kernel@lists.infradead.org; Fri, 12 Apr 2024 04:11:44 +0000 Received: by mail-pf1-x434.google.com with SMTP id d2e1a72fcca58-6ecf05fd12fso526519b3a.2 for ; Thu, 11 Apr 2024 21:11:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1712895101; x=1713499901; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=5Sixzgo2r7kg6GY3Fpd4pBZrh6mU/5eZgncRXiQPqfM=; b=ZpGTjR3vYoS41RTwXyaod4/+wT+RvyU07cfzfIU3mpZ1dGo7MqcaUqAfYopDvckX22 is5WJPVjlyou6ZijYgeRI5RHSIwOuBUHhH7QOq2lE/r5xkHTmaNm6EUkPBUO9EToaoni 5ysrhnTX1m5r8kb6m8oNL1GYWUJn6uPt94/0PNpVdmjLBZMnD5dna4BeIbsfWB4w/L0L ACvk298EavEJWHLoJdWBhr3kPkXTM3YhBH9TZ71ix1aI7yqQbEMMHraVMZMIej/JctBe IitUw5gsz1YbBt59JHjM+Z4zE0TSMugMb1XSIJNiN5u5j9afBCU96bzWouvkrfP55/0y pEBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712895101; x=1713499901; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5Sixzgo2r7kg6GY3Fpd4pBZrh6mU/5eZgncRXiQPqfM=; b=AUxxo9gH+2Te7ciUYrBtECyDXiL7xEDQWZBRhliCZfHpPWXIC/u6Hhha4ji6wOs7K2 8/pxzaiEdtOHn8gKculCaGCuf4c7a8Q5bnPi5rB+Ui4KDxrqpB86GzW8+EHBBTPB+7x3 RcI6hJt/c7793lYZz8qswJoiWPpfOLURxAf9XVpb8QYWuqPFosHLSIOdu0kUtF5eK/hM 8wVmd3EDYg/mNubfvyoz0l3LM+tM4BTHvT3mmjCncj29U+AoCWaS7P/6Jyu6+Cs33W1L B7fA9Nk1xJ7vOleieZ4CCG0KPKkxrJfBVK6oT+peqm3wPPN62ip9uz14I8FB7kgUVOaH KU5w== X-Forwarded-Encrypted: i=1; AJvYcCVaN2ZV41eaajhgh3HvxBi1Hsr9Vs+tumFc4gcGs7TeL94TR6jxXsuY+xVRwXkkDUuHrwHfBSCMUUy97er0FaVYfZYcDWcPHbEMUVM8DHn5mUwFGqc= X-Gm-Message-State: AOJu0YyUNH4289AHAFCS1gz3eGhnrAuyglxqwvJ1dtLR8m8o3E+cJ/4B Us2iaEc2P1GsXbtT2Hzmd2iCkA2W+P0Yg3eeWb8lyZLpj4lGidf/oO5XMVLFZko= X-Google-Smtp-Source: AGHT+IEba4NqNqNEkKrg/H8FclHdYVWy4WtxCQBbHrwXnwjMt5W/XGMP4yXrN/YV5Oq23+OyoGfHWg== X-Received: by 2002:a05:6a00:c90:b0:6ec:da71:9c4c with SMTP id a16-20020a056a000c9000b006ecda719c4cmr2110137pfv.34.1712895100866; Thu, 11 Apr 2024 21:11:40 -0700 (PDT) Received: from charlie.ba.rivosinc.com ([64.71.180.162]) by smtp.gmail.com with ESMTPSA id ka13-20020a056a00938d00b006e57247f4e5sm1949712pfb.8.2024.04.11.21.11.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 11 Apr 2024 21:11:40 -0700 (PDT) From: Charlie Jenkins Date: Thu, 11 Apr 2024 21:11:10 -0700 Subject: [PATCH 04/19] riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree MIME-Version: 1.0 Message-Id: <20240411-dev-charlie-support_thead_vector_6_9-v1-4-4af9815ec746@rivosinc.com> References: <20240411-dev-charlie-support_thead_vector_6_9-v1-0-4af9815ec746@rivosinc.com> In-Reply-To: <20240411-dev-charlie-support_thead_vector_6_9-v1-0-4af9815ec746@rivosinc.com> To: Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou , Guo Ren , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Conor Dooley , Evan Green , =?utf-8?b?Q2zDqW1lbnQgTMOpZ2Vy?= , Jonathan Corbet , Shuah Khan Cc: linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Palmer Dabbelt , linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org, Charlie Jenkins X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1712895091; l=1004; i=charlie@rivosinc.com; s=20231120; h=from:subject:message-id; bh=oL6I4ETw+/5YBi2SkRJ3Nc3nJsbymuJaBJHYjR4VtV4=; b=g/DzPC7a8tBrQ6gAdGC+lnd01Uz42ouki9Lrq70WlwEn3H44BQoong66ZykBP3aEbqygAr8DM /XZlDueiyI1BQs+8dexnhDJd/2hv+RQ1wih9R3Vr2glQhBTFzUpkdD5 X-Developer-Key: i=charlie@rivosinc.com; a=ed25519; pk=t4RSWpMV1q5lf/NWIeR9z58bcje60/dbtxxmoSfBEcs= X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240411_211142_426808_173BF7EB X-CRM114-Status: GOOD ( 10.97 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The D1/D1s SoCs support xtheadvector which should be included in the devicetree. Also include vendorid and archid for the cpu. Signed-off-by: Charlie Jenkins --- arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi index 64c3c2e6cbe0..aee07d33a4d3 100644 --- a/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi +++ b/arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi @@ -27,7 +27,9 @@ cpu0: cpu@0 { riscv,isa = "rv64imafdc"; riscv,isa-base = "rv64i"; riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zicntr", "zicsr", - "zifencei", "zihpm"; + "zifencei", "zihpm", "xtheadvector"; + riscv,vendorid = <0x00000000 0x0000005b7>; + riscv,archid = <0x00000000 0x000000000>; #cooling-cells = <2>; cpu0_intc: interrupt-controller {