From patchwork Thu Apr 18 20:37:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Laurentiu Mihalcea X-Patchwork-Id: 13635428 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5C522C4345F for ; Thu, 18 Apr 2024 20:38:43 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=eup/NU7O8+glIhuus07Mcp9SPuYPlQ8Xk4imFbz46Wk=; b=CQPgNrbsdcH8u2 ZC1f9h3ohcRlIZVHh2r0SSI+qKKcykQIj6bIipfT7AvmiIwV+MpOGpd1DZmcj2ehhENq1XW7qjOPh N0MrS2CB9Njc//nn96ZfKRh+RP4/tAJY0BlQ2KTMgj6aW+cP/WOP1kSIT+2T3gFHXm2qZIjg0APKp JpvAphzK3KbBh5p2J9K230PqMaAoQedZwSqBfvqrmUXZrPXh1cY7GJkxcQVYrpooHh3AiZgiZEaTB g51NBlF5mzw21ybUysWPaPGA/B7Fxz0egMkWUmMA1BHETU7XCwNlHCfxmpGFjhHlylPCmyfgSdjLG ArQM87mhms0OLuNPdXkg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rxYWg-00000003eRQ-0Thq; Thu, 18 Apr 2024 20:38:34 +0000 Received: from mail-ej1-x62a.google.com ([2a00:1450:4864:20::62a]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rxYWX-00000003eKc-2EsF for linux-arm-kernel@lists.infradead.org; Thu, 18 Apr 2024 20:38:27 +0000 Received: by mail-ej1-x62a.google.com with SMTP id a640c23a62f3a-a55602507a9so159231566b.3 for ; Thu, 18 Apr 2024 13:38:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1713472703; x=1714077503; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=7A9GTsxN8IunCYp1DUkY8RgJAa3KxxBOsbu5rncJB9Y=; b=XVWljM9L4/RmkCXDa+b5r56G+B59/pwDtnu7Y9mhsrhsHZ41QSlPRAApqACA4w+83v okUn7AraX6/mgq1eSzPAZKIBvSz63SmfO41DxiILowLClzYsPGH5d5mKpQg2AOGjNa6K g6IwiE7vWfAc8LU90kVUf94Jc4BX9276BmUCyGj4iZ5+8ARiE+n1AkVFNveNOhuYqBL2 Ij/C8bl5ciXXEySjbczw4osrdBWBiHMsZQzYSBAwBfhm81HmeOKL8I30VBOtqFT7bvOI nUIxvD8imWwPG6m+p8KJqO8Cx2xnuM2u+E8GuK/cbkuW/Oq+HeGpCrq9xBn79xgMP24I yRCg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1713472703; x=1714077503; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7A9GTsxN8IunCYp1DUkY8RgJAa3KxxBOsbu5rncJB9Y=; b=jLlIymHS1bA55bf0KeJhTpamAENtpmqX8t9kSc/+VQ3D+sbmmDc3E7274NOwDDweDG CzJDYWCj87+QD9b04Utuiq84wCb/p55VfhBYbEfQh6dfrdY02w1sgDp8XxMaSdD2gRIs zzPY1M8aAZT0pM24ZFOVwDPaJNjncl6B3fPPb8Gr1hrqmZ3JSreVP1XvP310CmGzNE5y Y8+fndYyYMtUvGtb9k1VGV9Fp58dPLR7NhD4P6EBDvX44LNenmF4601g53Jm0QYi3eLj v3Qf5mD7QQ52nz1gsoHMwgubtM4qBOHBmdo3YgK8WlyY99nC7nEjY/EcXobxeJ9MD384 hJZw== X-Forwarded-Encrypted: i=1; AJvYcCVm3cgETI/XdhcjWmwRqnCpPbp/oCXn+rbHjYBKCkECV82ksClWHXCE1VFb9YfVzz/BaDjJq65j3/SLibx7jos46DYqb8IfkAMoL3iw3WCaJUYJyQI= X-Gm-Message-State: AOJu0Yxdb6r0UJptVoBbW3Uxzgph1d6SS0Xav1WYjEtRU4Ox4PQRJYXN Ufd0wNp4kEPRl6xh/QuCY6RaIyCEMjWKe+RMrscBsBBpau/11+yE X-Google-Smtp-Source: AGHT+IGzLyE7VxWjZDABe7Un265onJx95a/vOFgpB1qchpktSO/egBKsgsmbcFgr7ax7wodqHkbROQ== X-Received: by 2002:a17:906:5f89:b0:a55:5ba6:ace9 with SMTP id a9-20020a1709065f8900b00a555ba6ace9mr165722eju.9.1713472702807; Thu, 18 Apr 2024 13:38:22 -0700 (PDT) Received: from lmc-playground.localdomain ([188.25.209.252]) by smtp.gmail.com with ESMTPSA id l21-20020a170906079500b00a473774b027sm1305649ejc.207.2024.04.18.13.38.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Apr 2024 13:38:22 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Daniel Baluta , Shengjiu Wang , Liu Ying Cc: Laurentiu Mihalcea , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 3/3] arm64: dts: imx8ulp: add DSP node Date: Thu, 18 Apr 2024 23:37:20 +0300 Message-Id: <20240418203720.8492-4-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240418203720.8492-1-laurentiumihalcea111@gmail.com> References: <20240418203720.8492-1-laurentiumihalcea111@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240418_133825_662203_4D94B8AD X-CRM114-Status: GOOD ( 11.28 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Laurentiu Mihalcea Add node for i.MX8ULP's DSP core and its dependencies. Signed-off-by: Shengjiu Wang Signed-off-by: Laurentiu Mihalcea --- arch/arm64/boot/dts/freescale/imx8ulp-evk.dts | 39 +++++++++++++++++++ arch/arm64/boot/dts/freescale/imx8ulp.dtsi | 22 +++++++++++ 2 files changed, 61 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts index 24bb253b938d..5dadcbba370d 100644 --- a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts +++ b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts @@ -67,6 +67,32 @@ vdevbuffer: vdevbuffer@a8400000 { reg = <0 0xa8400000 0 0x100000>; no-map; }; + + dsp_reserved: dsp_reserved@8e000000 { + reg = <0 0x8e000000 0 0x1000000>; + no-map; + }; + + dsp_reserved_heap: dsp_reserved_heap@8f000000 { + reg = <0 0x8f000000 0 0xef0000>; + no-map; + }; + + dsp_vdev0vring0: vdev0vring0@8fef0000 { + reg = <0 0x8fef0000 0 0x8000>; + no-map; + }; + + dsp_vdev0vring1: vdev0vring1@8fef8000 { + reg = <0 0x8fef8000 0 0x8000>; + no-map; + }; + + dsp_vdev0buffer: vdev0buffer@8ff00000 { + compatible = "shared-dma-pool"; + reg = <0 0x8ff00000 0 0x100000>; + no-map; + }; }; clock_ext_rmii: clock-ext-rmii { @@ -95,6 +121,15 @@ &cm33 { status = "okay"; }; +&dsp { + assigned-clocks = <&cgc2 IMX8ULP_CLK_HIFI_SEL>, <&cgc2 IMX8ULP_CLK_HIFI_DIVCORE>; + assigned-clock-parents = <&cgc2 IMX8ULP_CLK_PLL4_PFD0>; + assigned-clock-rates = <0>, <475200000>; + memory-region = <&dsp_vdev0buffer>, <&dsp_vdev0vring0>, + <&dsp_vdev0vring1>, <&dsp_reserved>; + status = "okay"; +}; + &flexspi2 { pinctrl-names = "default", "sleep"; pinctrl-0 = <&pinctrl_flexspi2_ptd>; @@ -176,6 +211,10 @@ &mu { status = "okay"; }; +&mu3 { + status = "okay"; +}; + &iomuxc1 { pinctrl_enet: enetgrp { fsl,pins = < diff --git a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi index c4a0082f30d3..99ed8c1ee57c 100644 --- a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi @@ -198,6 +198,22 @@ soc: soc@0 { ranges = <0x0 0x0 0x0 0x40000000>, <0x60000000 0x0 0x60000000 0x1000000>; + dsp: dsp@21170000 { + compatible = "fsl,imx8ulp-hifi4"; + reg = <0x21170000 0x20000>; + clocks = <&cgc2 IMX8ULP_CLK_LPAV_BUS_DIV>, + <&cgc2 IMX8ULP_CLK_HIFI_DIVPLAT>, + <&cgc2 IMX8ULP_CLK_HIFI_DIVCORE>, + <&pcc5 IMX8ULP_CLK_MU3_B>; + clock-names = "ipg", "ocram", "core", "mu"; + power-domains = <&scmi_devpd IMX8ULP_PD_HIFI4>; + firmware-name = "imx/dsp/hifi4.bin"; + mbox-names = "tx", "rx", "rxdb"; + mboxes = <&mu3 0 0>, <&mu3 1 0>, <&mu3 3 0>; + fsl,dsp-ctrl = <&avd_sim>; + status = "disabled"; + }; + s4muap: mailbox@27020000 { compatible = "fsl,imx8ulp-mu-s4"; reg = <0x27020000 0x10000>; @@ -520,6 +536,12 @@ per_bridge5: bus@2d800000 { #size-cells = <1>; ranges; + avd_sim: syscon@2da50000 { + compatible = "fsl,imx8ulp-avd-sim", "syscon", "simple-mfd"; + reg = <0x2da50000 0x38>; + clocks = <&pcc5 IMX8ULP_CLK_AVD_SIM>; + }; + cgc2: clock-controller@2da60000 { compatible = "fsl,imx8ulp-cgc2"; reg = <0x2da60000 0x10000>;